From: Richard Henderson <richard.henderson@linaro.org>
To: qemu-devel@nongnu.org
Subject: [PULL 00/53] tcg patch queue
Date: Thu, 11 May 2023 09:03:57 +0100 [thread overview]
Message-ID: <20230511080450.860923-1-richard.henderson@linaro.org> (raw)
The following changes since commit d530697ca20e19f7a626f4c1c8b26fccd0dc4470:
Merge tag 'pull-testing-updates-100523-1' of https://gitlab.com/stsquad/qemu into staging (2023-05-10 16:43:01 +0100)
are available in the Git repository at:
https://gitlab.com/rth7680/qemu.git tags/pull-tcg-20230511
for you to fetch changes up to b2d4d6616c22325dff802e0a35092167f2dc2268:
target/loongarch: Do not include tcg-ldst.h (2023-05-11 06:06:04 +0100)
----------------------------------------------------------------
target/m68k: Fix gen_load_fp regression
accel/tcg: Ensure fairness with icount
disas: Move disas.c into the target-independent source sets
tcg: Use common routines for calling slow path helpers
tcg/*: Cleanups to qemu_ld/st constraints
tcg: Remove TARGET_ALIGNED_ONLY
accel/tcg: Reorg system mode load/store helpers
----------------------------------------------------------------
Jamie Iles (2):
cpu: expose qemu_cpu_list_lock for lock-guard use
accel/tcg/tcg-accel-ops-rr: ensure fairness with icount
Richard Henderson (49):
target/m68k: Fix gen_load_fp for OS_LONG
accel/tcg: Fix atomic_mmu_lookup for reads
disas: Fix tabs and braces in disas.c
disas: Move disas.c to disas/
disas: Remove target_ulong from the interface
disas: Remove target-specific headers
tcg/i386: Introduce prepare_host_addr
tcg/i386: Use indexed addressing for softmmu fast path
tcg/aarch64: Introduce prepare_host_addr
tcg/arm: Introduce prepare_host_addr
tcg/loongarch64: Introduce prepare_host_addr
tcg/mips: Introduce prepare_host_addr
tcg/ppc: Introduce prepare_host_addr
tcg/riscv: Introduce prepare_host_addr
tcg/s390x: Introduce prepare_host_addr
tcg: Add routines for calling slow-path helpers
tcg/i386: Convert tcg_out_qemu_ld_slow_path
tcg/i386: Convert tcg_out_qemu_st_slow_path
tcg/aarch64: Convert tcg_out_qemu_{ld,st}_slow_path
tcg/arm: Convert tcg_out_qemu_{ld,st}_slow_path
tcg/loongarch64: Convert tcg_out_qemu_{ld,st}_slow_path
tcg/mips: Convert tcg_out_qemu_{ld,st}_slow_path
tcg/ppc: Convert tcg_out_qemu_{ld,st}_slow_path
tcg/riscv: Convert tcg_out_qemu_{ld,st}_slow_path
tcg/s390x: Convert tcg_out_qemu_{ld,st}_slow_path
tcg/loongarch64: Simplify constraints on qemu_ld/st
tcg/mips: Remove MO_BSWAP handling
tcg/mips: Reorg tlb load within prepare_host_addr
tcg/mips: Simplify constraints on qemu_ld/st
tcg/ppc: Reorg tcg_out_tlb_read
tcg/ppc: Adjust constraints on qemu_ld/st
tcg/ppc: Remove unused constraints A, B, C, D
tcg/ppc: Remove unused constraint J
tcg/riscv: Simplify constraints on qemu_ld/st
tcg/s390x: Use ALGFR in constructing softmmu host address
tcg/s390x: Simplify constraints on qemu_ld/st
target/mips: Add MO_ALIGN to gen_llwp, gen_scwp
target/mips: Add missing default_tcg_memop_mask
target/mips: Use MO_ALIGN instead of 0
target/mips: Remove TARGET_ALIGNED_ONLY
target/nios2: Remove TARGET_ALIGNED_ONLY
target/sh4: Use MO_ALIGN where required
target/sh4: Remove TARGET_ALIGNED_ONLY
tcg: Remove TARGET_ALIGNED_ONLY
accel/tcg: Add cpu_in_serial_context
accel/tcg: Introduce tlb_read_idx
accel/tcg: Reorg system mode load helpers
accel/tcg: Reorg system mode store helpers
target/loongarch: Do not include tcg-ldst.h
Thomas Huth (2):
disas: Move softmmu specific code to separate file
disas: Move disas.c into the target-independent source set
configs/targets/mips-linux-user.mak | 1 -
configs/targets/mips-softmmu.mak | 1 -
configs/targets/mips64-linux-user.mak | 1 -
configs/targets/mips64-softmmu.mak | 1 -
configs/targets/mips64el-linux-user.mak | 1 -
configs/targets/mips64el-softmmu.mak | 1 -
configs/targets/mipsel-linux-user.mak | 1 -
configs/targets/mipsel-softmmu.mak | 1 -
configs/targets/mipsn32-linux-user.mak | 1 -
configs/targets/mipsn32el-linux-user.mak | 1 -
configs/targets/nios2-softmmu.mak | 1 -
configs/targets/sh4-linux-user.mak | 1 -
configs/targets/sh4-softmmu.mak | 1 -
configs/targets/sh4eb-linux-user.mak | 1 -
configs/targets/sh4eb-softmmu.mak | 1 -
meson.build | 3 -
accel/tcg/internal.h | 9 +
accel/tcg/tcg-accel-ops-icount.h | 3 +-
disas/disas-internal.h | 21 +
include/disas/disas.h | 23 +-
include/exec/cpu-common.h | 1 +
include/exec/cpu-defs.h | 7 +-
include/exec/cpu_ldst.h | 26 +-
include/exec/memop.h | 13 +-
include/exec/poison.h | 1 -
tcg/loongarch64/tcg-target-con-set.h | 2 -
tcg/loongarch64/tcg-target-con-str.h | 1 -
tcg/mips/tcg-target-con-set.h | 13 +-
tcg/mips/tcg-target-con-str.h | 2 -
tcg/mips/tcg-target.h | 4 +-
tcg/ppc/tcg-target-con-set.h | 11 +-
tcg/ppc/tcg-target-con-str.h | 7 -
tcg/riscv/tcg-target-con-set.h | 2 -
tcg/riscv/tcg-target-con-str.h | 1 -
tcg/s390x/tcg-target-con-set.h | 2 -
tcg/s390x/tcg-target-con-str.h | 1 -
accel/tcg/cpu-exec-common.c | 3 +
accel/tcg/cputlb.c | 1113 ++++++++++++++++-------------
accel/tcg/tb-maint.c | 2 +-
accel/tcg/tcg-accel-ops-icount.c | 21 +-
accel/tcg/tcg-accel-ops-rr.c | 37 +-
bsd-user/elfload.c | 5 +-
cpus-common.c | 2 +-
disas/disas-mon.c | 65 ++
disas.c => disas/disas.c | 109 +--
linux-user/elfload.c | 18 +-
migration/dirtyrate.c | 26 +-
replay/replay.c | 3 +-
target/loongarch/csr_helper.c | 1 -
target/loongarch/iocsr_helper.c | 1 -
target/m68k/translate.c | 1 +
target/mips/tcg/mxu_translate.c | 3 +-
target/nios2/translate.c | 10 +
target/sh4/translate.c | 102 ++-
tcg/tcg.c | 480 ++++++++++++-
trace/control-target.c | 9 +-
target/mips/tcg/micromips_translate.c.inc | 24 +-
target/mips/tcg/mips16e_translate.c.inc | 18 +-
target/mips/tcg/nanomips_translate.c.inc | 32 +-
tcg/aarch64/tcg-target.c.inc | 347 ++++-----
tcg/arm/tcg-target.c.inc | 455 +++++-------
tcg/i386/tcg-target.c.inc | 453 +++++-------
tcg/loongarch64/tcg-target.c.inc | 313 +++-----
tcg/mips/tcg-target.c.inc | 870 +++++++---------------
tcg/ppc/tcg-target.c.inc | 512 ++++++-------
tcg/riscv/tcg-target.c.inc | 304 ++++----
tcg/s390x/tcg-target.c.inc | 314 ++++----
disas/meson.build | 6 +-
68 files changed, 2788 insertions(+), 3039 deletions(-)
create mode 100644 disas/disas-internal.h
create mode 100644 disas/disas-mon.c
rename disas.c => disas/disas.c (79%)
next reply other threads:[~2023-05-11 8:06 UTC|newest]
Thread overview: 54+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-05-11 8:03 Richard Henderson [this message]
2023-05-11 8:03 ` [PULL 01/53] target/m68k: Fix gen_load_fp for OS_LONG Richard Henderson
2023-05-11 8:03 ` [PULL 02/53] accel/tcg: Fix atomic_mmu_lookup for reads Richard Henderson
2023-05-11 8:04 ` [PULL 03/53] disas: Fix tabs and braces in disas.c Richard Henderson
2023-05-11 8:04 ` [PULL 04/53] disas: Move disas.c to disas/ Richard Henderson
2023-05-11 8:04 ` [PULL 05/53] disas: Remove target_ulong from the interface Richard Henderson
2023-05-11 8:04 ` [PULL 06/53] disas: Remove target-specific headers Richard Henderson
2023-05-11 8:04 ` [PULL 07/53] disas: Move softmmu specific code to separate file Richard Henderson
2023-05-11 8:04 ` [PULL 08/53] disas: Move disas.c into the target-independent source set Richard Henderson
2023-05-11 8:04 ` [PULL 09/53] cpu: expose qemu_cpu_list_lock for lock-guard use Richard Henderson
2023-05-11 8:04 ` [PULL 10/53] accel/tcg/tcg-accel-ops-rr: ensure fairness with icount Richard Henderson
2023-05-11 8:04 ` [PULL 11/53] tcg/i386: Introduce prepare_host_addr Richard Henderson
2023-05-11 8:04 ` [PULL 12/53] tcg/i386: Use indexed addressing for softmmu fast path Richard Henderson
2023-05-11 8:04 ` [PULL 13/53] tcg/aarch64: Introduce prepare_host_addr Richard Henderson
2023-05-11 8:04 ` [PULL 14/53] tcg/arm: " Richard Henderson
2023-05-11 8:04 ` [PULL 15/53] tcg/loongarch64: " Richard Henderson
2023-05-11 8:04 ` [PULL 16/53] tcg/mips: " Richard Henderson
2023-05-11 8:04 ` [PULL 17/53] tcg/ppc: " Richard Henderson
2023-05-11 8:04 ` [PULL 18/53] tcg/riscv: " Richard Henderson
2023-05-11 8:04 ` [PULL 19/53] tcg/s390x: " Richard Henderson
2023-05-11 8:04 ` [PULL 20/53] tcg: Add routines for calling slow-path helpers Richard Henderson
2023-05-11 8:04 ` [PULL 21/53] tcg/i386: Convert tcg_out_qemu_ld_slow_path Richard Henderson
2023-05-11 8:04 ` [PULL 22/53] tcg/i386: Convert tcg_out_qemu_st_slow_path Richard Henderson
2023-05-11 8:04 ` [PULL 23/53] tcg/aarch64: Convert tcg_out_qemu_{ld,st}_slow_path Richard Henderson
2023-05-11 8:04 ` [PULL 24/53] tcg/arm: " Richard Henderson
2023-05-11 8:04 ` [PULL 25/53] tcg/loongarch64: " Richard Henderson
2023-05-11 8:04 ` [PULL 26/53] tcg/mips: " Richard Henderson
2023-05-11 8:04 ` [PULL 27/53] tcg/ppc: " Richard Henderson
2023-05-11 8:04 ` [PULL 28/53] tcg/riscv: " Richard Henderson
2023-05-11 8:04 ` [PULL 29/53] tcg/s390x: " Richard Henderson
2023-05-11 8:04 ` [PULL 30/53] tcg/loongarch64: Simplify constraints on qemu_ld/st Richard Henderson
2023-05-11 8:04 ` [PULL 31/53] tcg/mips: Remove MO_BSWAP handling Richard Henderson
2023-05-11 8:04 ` [PULL 32/53] tcg/mips: Reorg tlb load within prepare_host_addr Richard Henderson
2023-05-11 8:04 ` [PULL 33/53] tcg/mips: Simplify constraints on qemu_ld/st Richard Henderson
2023-05-11 8:04 ` [PULL 34/53] tcg/ppc: Reorg tcg_out_tlb_read Richard Henderson
2023-05-11 8:04 ` [PULL 35/53] tcg/ppc: Adjust constraints on qemu_ld/st Richard Henderson
2023-05-11 8:04 ` [PULL 36/53] tcg/ppc: Remove unused constraints A, B, C, D Richard Henderson
2023-05-11 8:04 ` [PULL 37/53] tcg/ppc: Remove unused constraint J Richard Henderson
2023-05-11 8:04 ` [PULL 38/53] tcg/riscv: Simplify constraints on qemu_ld/st Richard Henderson
2023-05-11 8:04 ` [PULL 39/53] tcg/s390x: Use ALGFR in constructing softmmu host address Richard Henderson
2023-05-11 8:04 ` [PULL 40/53] tcg/s390x: Simplify constraints on qemu_ld/st Richard Henderson
2023-05-11 8:04 ` [PULL 41/53] target/mips: Add MO_ALIGN to gen_llwp, gen_scwp Richard Henderson
2023-05-11 8:04 ` [PULL 42/53] target/mips: Add missing default_tcg_memop_mask Richard Henderson
2023-05-11 8:04 ` [PULL 43/53] target/mips: Use MO_ALIGN instead of 0 Richard Henderson
2023-05-11 8:04 ` [PULL 44/53] target/mips: Remove TARGET_ALIGNED_ONLY Richard Henderson
2023-05-11 8:04 ` [PULL 45/53] target/nios2: " Richard Henderson
2023-05-11 8:04 ` [PULL 46/53] target/sh4: Use MO_ALIGN where required Richard Henderson
2023-05-11 8:04 ` [PULL 47/53] target/sh4: Remove TARGET_ALIGNED_ONLY Richard Henderson
2023-05-11 8:04 ` [PULL 48/53] tcg: " Richard Henderson
2023-05-11 8:04 ` [PULL 49/53] accel/tcg: Add cpu_in_serial_context Richard Henderson
2023-05-11 8:04 ` [PULL 50/53] accel/tcg: Introduce tlb_read_idx Richard Henderson
2023-05-11 8:04 ` [PULL 51/53] accel/tcg: Reorg system mode load helpers Richard Henderson
2023-05-11 8:04 ` [PULL 52/53] accel/tcg: Reorg system mode store helpers Richard Henderson
2023-05-11 8:04 ` [PULL 53/53] target/loongarch: Do not include tcg-ldst.h Richard Henderson
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20230511080450.860923-1-richard.henderson@linaro.org \
--to=richard.henderson@linaro.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).