qemu-devel.nongnu.org archive mirror
 help / color / mirror / Atom feed
From: Richard Henderson <richard.henderson@linaro.org>
To: qemu-devel@nongnu.org
Cc: peter.maydell@linaro.org
Subject: [PATCH v2 22/27] qemu/atomic128: Split atomic16_read
Date: Tue, 23 May 2023 06:47:28 -0700	[thread overview]
Message-ID: <20230523134733.678646-23-richard.henderson@linaro.org> (raw)
In-Reply-To: <20230523134733.678646-1-richard.henderson@linaro.org>

Create both atomic16_read_ro and atomic16_read_rw.
Previously we pretended that we had atomic16_read in system mode,
because we "know" that all ram is always writable to the host.
Now, expose read-only and read-write versions all of the time.

For aarch64, do not fall back to __atomic_read_16 even if
supported by the compiler, to work around a clang bug.

Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
---
 host/include/aarch64/host/atomic128-ldst.h | 21 ++++++++-------
 host/include/generic/host/atomic128-ldst.h | 31 ++++++++++++++++------
 target/s390x/tcg/mem_helper.c              |  2 +-
 3 files changed, 36 insertions(+), 18 deletions(-)

diff --git a/host/include/aarch64/host/atomic128-ldst.h b/host/include/aarch64/host/atomic128-ldst.h
index bd61fce50d..4b1360de39 100644
--- a/host/include/aarch64/host/atomic128-ldst.h
+++ b/host/include/aarch64/host/atomic128-ldst.h
@@ -11,10 +11,18 @@
 #ifndef AARCH64_ATOMIC128_LDST_H
 #define AARCH64_ATOMIC128_LDST_H
 
-/* Through gcc 10, aarch64 has no support for 128-bit atomics.  */
-#if !defined(CONFIG_ATOMIC128) && !defined(CONFIG_USER_ONLY)
-/* We can do better than cmpxchg for AArch64.  */
-static inline Int128 atomic16_read(Int128 *ptr)
+/*
+ * Through gcc 10, aarch64 has no support for 128-bit atomics.
+ * Through clang 16, without -march=armv8.4-a, __atomic_load_16
+ * is incorrectly expanded to a read-write operation.
+ */
+
+#define HAVE_ATOMIC128_RO 0
+#define HAVE_ATOMIC128_RW 1
+
+Int128 QEMU_ERROR("unsupported atomic") atomic16_read_ro(const Int128 *ptr);
+
+static inline Int128 atomic16_read_rw(Int128 *ptr)
 {
     uint64_t l, h;
     uint32_t tmp;
@@ -41,9 +49,4 @@ static inline void atomic16_set(Int128 *ptr, Int128 val)
         : [l] "r"(l), [h] "r"(h));
 }
 
-# define HAVE_ATOMIC128 1
-#else
-#include "host/include/generic/host/atomic128-ldst.h"
-#endif
-
 #endif /* AARCH64_ATOMIC128_LDST_H */
diff --git a/host/include/generic/host/atomic128-ldst.h b/host/include/generic/host/atomic128-ldst.h
index 06a62e9dd0..79d208b7a4 100644
--- a/host/include/generic/host/atomic128-ldst.h
+++ b/host/include/generic/host/atomic128-ldst.h
@@ -12,16 +12,25 @@
 #define HOST_ATOMIC128_LDST_H
 
 #if defined(CONFIG_ATOMIC128)
+# define HAVE_ATOMIC128_RO 1
+# define HAVE_ATOMIC128_RW 1
+
 static inline Int128 ATTRIBUTE_ATOMIC128_OPT
-atomic16_read(Int128 *ptr)
+atomic16_read_ro(const Int128 *ptr)
 {
-    __int128_t *ptr_align = __builtin_assume_aligned(ptr, 16);
+    const __int128_t *ptr_align = __builtin_assume_aligned(ptr, 16);
     Int128Alias r;
 
     r.i = qatomic_read__nocheck(ptr_align);
     return r.s;
 }
 
+static inline Int128 ATTRIBUTE_ATOMIC128_OPT
+atomic16_read_rw(Int128 *ptr)
+{
+    return atomic16_read_ro(ptr);
+}
+
 static inline void ATTRIBUTE_ATOMIC128_OPT
 atomic16_set(Int128 *ptr, Int128 val)
 {
@@ -32,10 +41,14 @@ atomic16_set(Int128 *ptr, Int128 val)
     qatomic_set__nocheck(ptr_align, v.i);
 }
 
-# define HAVE_ATOMIC128 1
-#elif defined(CONFIG_CMPXCHG128) && !defined(CONFIG_USER_ONLY)
+#elif defined(CONFIG_CMPXCHG128)
+# define HAVE_ATOMIC128_RO 0
+# define HAVE_ATOMIC128_RW 1
+
+Int128 QEMU_ERROR("unsupported atomic") atomic16_read_ro(const Int128 *ptr);
+
 static inline Int128 ATTRIBUTE_ATOMIC128_OPT
-atomic16_read(Int128 *ptr)
+atomic16_read_rw(Int128 *ptr)
 {
     /* Maybe replace 0 with 0, returning the old value.  */
     Int128 z = int128_make64(0);
@@ -52,12 +65,14 @@ atomic16_set(Int128 *ptr, Int128 val)
     } while (int128_ne(old, cmp));
 }
 
-# define HAVE_ATOMIC128 1
 #else
+# define HAVE_ATOMIC128_RO 0
+# define HAVE_ATOMIC128_RW 0
+
 /* Fallback definitions that must be optimized away, or error.  */
-Int128 QEMU_ERROR("unsupported atomic") atomic16_read(Int128 *ptr);
+Int128 QEMU_ERROR("unsupported atomic") atomic16_read_ro(const Int128 *ptr);
+Int128 QEMU_ERROR("unsupported atomic") atomic16_read_rw(Int128 *ptr);
 void QEMU_ERROR("unsupported atomic") atomic16_set(Int128 *ptr, Int128 val);
-# define HAVE_ATOMIC128 0
 #endif
 
 #endif /* HOST_ATOMIC128_LDST_H */
diff --git a/target/s390x/tcg/mem_helper.c b/target/s390x/tcg/mem_helper.c
index aa8ec6ba6d..d02ec861d8 100644
--- a/target/s390x/tcg/mem_helper.c
+++ b/target/s390x/tcg/mem_helper.c
@@ -1780,7 +1780,7 @@ static uint32_t do_csst(CPUS390XState *env, uint32_t r3, uint64_t a1,
         max = 3;
 #endif
         if ((HAVE_CMPXCHG128 ? 0 : fc + 2 > max) ||
-            (HAVE_ATOMIC128  ? 0 : sc > max)) {
+            (HAVE_ATOMIC128_RW ? 0 : sc > max)) {
             cpu_loop_exit_atomic(env_cpu(env), ra);
         }
     }
-- 
2.34.1



  parent reply	other threads:[~2023-05-23 13:51 UTC|newest]

Thread overview: 57+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2023-05-23 13:47 [PATCH v2 00/27] accel/tcg: Improvements to atomic128.h Richard Henderson
2023-05-23 13:47 ` [PATCH v2 01/27] util: Introduce host-specific cpuinfo.h Richard Henderson
2023-05-23 16:10   ` Alex Bennée
2023-05-23 13:47 ` [PATCH v2 02/27] util: Add cpuinfo-i386.c Richard Henderson
2023-05-23 16:10   ` Alex Bennée
2023-05-23 13:47 ` [PATCH v2 03/27] util: Add i386 CPUINFO_ATOMIC_VMOVDQU Richard Henderson
2023-05-23 16:13   ` Alex Bennée
2023-05-23 13:47 ` [PATCH v2 04/27] tcg/i386: Use host/cpuinfo.h Richard Henderson
2023-05-23 16:14   ` Alex Bennée
2023-05-23 13:47 ` [PATCH v2 05/27] util/bufferiszero: Use i386 host/cpuinfo.h Richard Henderson
2023-05-23 16:18   ` Alex Bennée
2023-05-23 13:47 ` [PATCH v2 06/27] migration/xbzrle: Shuffle function order Richard Henderson
2023-05-23 16:19   ` Alex Bennée
2023-05-23 13:47 ` [PATCH v2 07/27] migration/xbzrle: Use i386 host/cpuinfo.h Richard Henderson
2023-05-23 16:21   ` Alex Bennée
2023-05-23 13:47 ` [PATCH v2 08/27] migration: Build migration_files once Richard Henderson
2023-05-23 16:26   ` Alex Bennée
2023-05-23 13:47 ` [PATCH v2 09/27] util: Add cpuinfo-aarch64.c Richard Henderson
2023-05-23 16:28   ` Alex Bennée
2023-05-23 13:47 ` [PATCH v2 10/27] include/host: Split out atomic128-cas.h Richard Henderson
2023-05-23 16:31   ` Alex Bennée
2023-05-23 13:47 ` [PATCH v2 11/27] include/host: Split out atomic128-ldst.h Richard Henderson
2023-05-23 16:32   ` Alex Bennée
2023-05-23 13:47 ` [PATCH v2 12/27] meson: Fix detect atomic128 support with optimization Richard Henderson
2023-05-23 16:32   ` Alex Bennée
2023-05-23 13:47 ` [PATCH v2 13/27] include/qemu: Move CONFIG_ATOMIC128_OPT handling to atomic128.h Richard Henderson
2023-05-23 16:35   ` Alex Bennée
2023-05-23 13:47 ` [PATCH v2 14/27] target/ppc: Use tcg_gen_qemu_{ld, st}_i128 for LQARX, LQ, STQ Richard Henderson
2023-05-23 16:37   ` Alex Bennée
2023-05-23 13:47 ` [PATCH v2 15/27] target/s390x: Use tcg_gen_qemu_{ld, st}_i128 for LPQ, STPQ Richard Henderson
2023-05-23 13:50   ` David Hildenbrand
2023-05-23 16:59   ` Alex Bennée
2023-05-23 13:47 ` [PATCH v2 16/27] accel/tcg: Unify cpu_{ld,st}*_{be,le}_mmu Richard Henderson
2023-05-23 16:40   ` Alex Bennée
2023-05-23 13:47 ` [PATCH v2 17/27] target/s390x: Use cpu_{ld,st}*_mmu in do_csst Richard Henderson
2023-05-23 13:51   ` David Hildenbrand
2023-05-23 16:44   ` Alex Bennée
2023-05-23 13:47 ` [PATCH v2 18/27] target/s390x: Always use cpu_atomic_cmpxchgl_be_mmu " Richard Henderson
2023-05-23 16:40   ` Alex Bennée
2023-05-23 13:47 ` [PATCH v2 19/27] accel/tcg: Remove cpu_atomic_{ld,st}o_*_mmu Richard Henderson
2023-05-23 16:44   ` Alex Bennée
2023-05-23 13:47 ` [PATCH v2 20/27] accel/tcg: Remove prot argument to atomic_mmu_lookup Richard Henderson
2023-05-23 16:46   ` Alex Bennée
2023-05-23 13:47 ` [PATCH v2 21/27] accel/tcg: Eliminate #if on HAVE_ATOMIC128 and HAVE_CMPXCHG128 Richard Henderson
2023-05-23 16:47   ` Alex Bennée
2023-05-23 13:47 ` Richard Henderson [this message]
2023-05-23 16:49   ` [PATCH v2 22/27] qemu/atomic128: Split atomic16_read Alex Bennée
2023-05-23 13:47 ` [PATCH v2 23/27] accel/tcg: Correctly use atomic128.h in ldst_atomicity.c.inc Richard Henderson
2023-05-23 16:50   ` Alex Bennée
2023-05-23 13:47 ` [PATCH v2 24/27] tcg: Split out tcg/debug-assert.h Richard Henderson
2023-05-23 16:52   ` Alex Bennée
2023-05-23 13:47 ` [PATCH v2 25/27] qemu/atomic128: Improve cmpxchg fallback for atomic16_set Richard Henderson
2023-05-23 16:54   ` Alex Bennée
2023-05-23 13:47 ` [PATCH v2 26/27] qemu/atomic128: Add runtime test for FEAT_LSE2 Richard Henderson
2023-05-23 16:57   ` Alex Bennée
2023-05-23 13:47 ` [PATCH v2 27/27] qemu/atomic128: Add x86_64 atomic128-ldst.h Richard Henderson
2023-05-23 16:59   ` Alex Bennée

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20230523134733.678646-23-richard.henderson@linaro.org \
    --to=richard.henderson@linaro.org \
    --cc=peter.maydell@linaro.org \
    --cc=qemu-devel@nongnu.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).