From: Richard Henderson <richard.henderson@linaro.org>
To: qemu-devel@nongnu.org
Cc: qemu-arm@nongnu.org
Subject: [PATCH v2 0/9] {tcg,aarch64}: Add TLB_CHECK_ALIGNED
Date: Wed, 21 Jun 2023 14:18:53 +0200 [thread overview]
Message-ID: <20230621121902.1392277-1-richard.henderson@linaro.org> (raw)
v1: https://lore.kernel.org/qemu-devel/20230223204342.1093632-1-richard.henderson@linaro.org/
Prerequisites and some of v1 merged since February.
Split TLB_DISCARD_WRITE renumber to a separate patch,
since there are now dependencies in tcg/.
r~
Richard Henderson (9):
accel/tcg: Store some tlb flags in CPUTLBEntryFull
accel/tcg: Move TLB_WATCHPOINT to TLB_SLOW_FLAGS_MASK
accel/tcg: Renumber TLB_DISCARD_WRITE
target/arm: Support 32-byte alignment in pow2_align
exec/memattrs: Remove target_tlb_bit*
accel/tcg: Add tlb_fill_flags to CPUTLBEntryFull
accel/tcg: Add TLB_CHECK_ALIGNED
target/arm: Do memory type alignment check when translation disabled
target/arm: Do memory type alignment check when translation enabled
include/exec/cpu-all.h | 29 ++++++--
include/exec/cpu-defs.h | 9 +++
include/exec/memattrs.h | 12 ----
accel/tcg/cputlb.c | 142 +++++++++++++++++++++++++------------
target/arm/ptw.c | 28 ++++++++
target/arm/tcg/hflags.c | 34 ++++++++-
target/arm/tcg/translate.c | 8 +--
target/sparc/mmu_helper.c | 2 +-
tcg/tcg-op-ldst.c | 2 +-
9 files changed, 190 insertions(+), 76 deletions(-)
--
2.34.1
next reply other threads:[~2023-06-21 12:20 UTC|newest]
Thread overview: 16+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-06-21 12:18 Richard Henderson [this message]
2023-06-21 12:18 ` [PATCH v2 1/9] accel/tcg: Store some tlb flags in CPUTLBEntryFull Richard Henderson
2023-06-22 9:58 ` Philippe Mathieu-Daudé
2023-06-22 16:05 ` Richard Henderson
2023-06-21 12:18 ` [PATCH v2 2/9] accel/tcg: Move TLB_WATCHPOINT to TLB_SLOW_FLAGS_MASK Richard Henderson
2023-06-22 9:11 ` Philippe Mathieu-Daudé
2023-06-21 12:18 ` [PATCH v2 3/9] accel/tcg: Renumber TLB_DISCARD_WRITE Richard Henderson
2023-06-22 9:09 ` Philippe Mathieu-Daudé
2023-06-21 12:18 ` [PATCH v2 4/9] target/arm: Support 32-byte alignment in pow2_align Richard Henderson
2023-06-22 10:03 ` Philippe Mathieu-Daudé
2023-06-21 12:18 ` [PATCH v2 5/9] exec/memattrs: Remove target_tlb_bit* Richard Henderson
2023-06-21 12:18 ` [PATCH v2 6/9] accel/tcg: Add tlb_fill_flags to CPUTLBEntryFull Richard Henderson
2023-06-21 12:19 ` [PATCH v2 7/9] accel/tcg: Add TLB_CHECK_ALIGNED Richard Henderson
2023-06-22 10:01 ` Philippe Mathieu-Daudé
2023-06-21 12:19 ` [PATCH v2 8/9] target/arm: Do memory type alignment check when translation disabled Richard Henderson
2023-06-21 12:19 ` [PATCH v2 9/9] target/arm: Do memory type alignment check when translation enabled Richard Henderson
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20230621121902.1392277-1-richard.henderson@linaro.org \
--to=richard.henderson@linaro.org \
--cc=qemu-arm@nongnu.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).