From: Richard Henderson <richard.henderson@linaro.org>
To: qemu-devel@nongnu.org
Subject: [PULL 00/22] tcg patch queue
Date: Mon, 26 Jun 2023 17:39:23 +0200 [thread overview]
Message-ID: <20230626153945.76180-1-richard.henderson@linaro.org> (raw)
The following changes since commit 390e8fc6b0e7b521c9eceb8dfe0958e141009ab9:
Merge tag 'for_upstream' of https://git.kernel.org/pub/scm/virt/kvm/mst/qemu into staging (2023-06-26 16:05:45 +0200)
are available in the Git repository at:
https://gitlab.com/rth7680/qemu.git tags/pull-tcg-20230626
for you to fetch changes up to a0eaae08c7c6a59c185cf646b02f4167b2ac6ec0:
accel/tcg: Renumber TLB_DISCARD_WRITE (2023-06-26 17:33:00 +0200)
----------------------------------------------------------------
accel/tcg: Replace target_ulong in some APIs
accel/tcg: Remove CONFIG_PROFILER
accel/tcg: Store some tlb flags in CPUTLBEntryFull
tcg: Issue memory barriers as required for the guest memory model
tcg: Fix temporary variable in tcg_gen_gvec_andcs
----------------------------------------------------------------
Alex Bennée (1):
softfloat: use QEMU_FLATTEN to avoid mistaken isra inlining
Anton Johansson (11):
accel: Replace target_ulong in tlb_*()
accel/tcg/translate-all.c: Widen pc and cs_base
target: Widen pc/cs_base in cpu_get_tb_cpu_state
accel/tcg/cputlb.c: Widen CPUTLBEntry access functions
accel/tcg/cputlb.c: Widen addr in MMULookupPageData
accel/tcg/cpu-exec.c: Widen pc to vaddr
accel/tcg: Widen pc to vaddr in CPUJumpCache
accel: Replace target_ulong with vaddr in probe_*()
accel/tcg: Replace target_ulong with vaddr in *_mmu_lookup()
accel/tcg: Replace target_ulong with vaddr in translator_*()
cpu: Replace target_ulong with hwaddr in tb_invalidate_phys_addr()
Fei Wu (1):
accel/tcg: remove CONFIG_PROFILER
Max Chou (1):
tcg: Fix temporary variable in tcg_gen_gvec_andcs
Richard Henderson (8):
tests/plugin: Remove duplicate insn log from libinsn.so
target/microblaze: Define TCG_GUEST_DEFAULT_MO
tcg: Do not elide memory barriers for !CF_PARALLEL in system mode
tcg: Add host memory barriers to cpu_ldst.h interfaces
accel/tcg: Remove check_tcg_memory_orders_compatible
accel/tcg: Store some tlb flags in CPUTLBEntryFull
accel/tcg: Move TLB_WATCHPOINT to TLB_SLOW_FLAGS_MASK
accel/tcg: Renumber TLB_DISCARD_WRITE
meson.build | 2 -
qapi/machine.json | 18 --
accel/tcg/internal.h | 40 +++-
accel/tcg/tb-hash.h | 12 +-
accel/tcg/tb-jmp-cache.h | 2 +-
include/exec/cpu-all.h | 27 ++-
include/exec/cpu-defs.h | 10 +-
include/exec/cpu_ldst.h | 10 +-
include/exec/exec-all.h | 95 +++++----
include/exec/translator.h | 6 +-
include/hw/core/cpu.h | 1 +
include/qemu/plugin-memory.h | 2 +-
include/qemu/timer.h | 9 -
include/tcg/tcg.h | 26 ---
target/alpha/cpu.h | 4 +-
target/arm/cpu.h | 4 +-
target/avr/cpu.h | 4 +-
target/cris/cpu.h | 4 +-
target/hexagon/cpu.h | 4 +-
target/hppa/cpu.h | 5 +-
target/i386/cpu.h | 4 +-
target/loongarch/cpu.h | 6 +-
target/m68k/cpu.h | 4 +-
target/microblaze/cpu.h | 7 +-
target/mips/cpu.h | 4 +-
target/nios2/cpu.h | 4 +-
target/openrisc/cpu.h | 5 +-
target/ppc/cpu.h | 8 +-
target/riscv/cpu.h | 4 +-
target/rx/cpu.h | 4 +-
target/s390x/cpu.h | 4 +-
target/sh4/cpu.h | 4 +-
target/sparc/cpu.h | 4 +-
target/tricore/cpu.h | 4 +-
target/xtensa/cpu.h | 4 +-
accel/stubs/tcg-stub.c | 6 +-
accel/tcg/cpu-exec.c | 43 ++--
accel/tcg/cputlb.c | 351 +++++++++++++++++--------------
accel/tcg/monitor.c | 31 ---
accel/tcg/tb-maint.c | 2 +-
accel/tcg/tcg-accel-ops.c | 10 -
accel/tcg/tcg-all.c | 39 +---
accel/tcg/translate-all.c | 46 +---
accel/tcg/translator.c | 10 +-
accel/tcg/user-exec.c | 24 ++-
cpu.c | 2 +-
fpu/softfloat.c | 22 +-
softmmu/runstate.c | 9 -
target/arm/helper.c | 4 +-
target/ppc/helper_regs.c | 4 +-
target/riscv/cpu_helper.c | 4 +-
tcg/tcg-op-gvec.c | 2 +-
tcg/tcg-op-ldst.c | 2 +-
tcg/tcg-op.c | 14 +-
tcg/tcg.c | 214 -------------------
tests/plugin/insn.c | 9 +-
tests/qtest/qmp-cmd-test.c | 3 -
hmp-commands-info.hx | 15 --
meson_options.txt | 2 -
scripts/meson-buildoptions.sh | 3 -
tests/tcg/i386/Makefile.softmmu-target | 9 -
tests/tcg/i386/Makefile.target | 6 -
tests/tcg/x86_64/Makefile.softmmu-target | 9 -
63 files changed, 469 insertions(+), 781 deletions(-)
next reply other threads:[~2023-06-26 15:40 UTC|newest]
Thread overview: 28+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-06-26 15:39 Richard Henderson [this message]
2023-06-26 15:39 ` [PULL 01/22] accel: Replace target_ulong in tlb_*() Richard Henderson
2023-06-26 15:39 ` [PULL 02/22] accel/tcg/translate-all.c: Widen pc and cs_base Richard Henderson
2023-07-11 16:39 ` Peter Maydell
2023-06-26 15:39 ` [PULL 03/22] target: Widen pc/cs_base in cpu_get_tb_cpu_state Richard Henderson
2023-06-26 15:39 ` [PULL 04/22] accel/tcg/cputlb.c: Widen CPUTLBEntry access functions Richard Henderson
2023-06-26 15:39 ` [PULL 05/22] accel/tcg/cputlb.c: Widen addr in MMULookupPageData Richard Henderson
2023-06-26 15:39 ` [PULL 06/22] accel/tcg/cpu-exec.c: Widen pc to vaddr Richard Henderson
2023-07-11 16:40 ` Peter Maydell
2023-06-26 15:39 ` [PULL 07/22] accel/tcg: Widen pc to vaddr in CPUJumpCache Richard Henderson
2023-06-26 15:39 ` [PULL 08/22] accel: Replace target_ulong with vaddr in probe_*() Richard Henderson
2023-06-26 15:39 ` [PULL 09/22] accel/tcg: Replace target_ulong with vaddr in *_mmu_lookup() Richard Henderson
2023-06-26 15:39 ` [PULL 10/22] accel/tcg: Replace target_ulong with vaddr in translator_*() Richard Henderson
2023-06-26 15:39 ` [PULL 11/22] cpu: Replace target_ulong with hwaddr in tb_invalidate_phys_addr() Richard Henderson
2023-06-26 15:39 ` [PULL 12/22] softfloat: use QEMU_FLATTEN to avoid mistaken isra inlining Richard Henderson
2023-06-26 15:39 ` [PULL 13/22] tests/plugin: Remove duplicate insn log from libinsn.so Richard Henderson
2023-06-26 15:39 ` [PULL 14/22] accel/tcg: remove CONFIG_PROFILER Richard Henderson
2023-06-26 15:39 ` [PULL 15/22] tcg: Fix temporary variable in tcg_gen_gvec_andcs Richard Henderson
2023-06-26 15:39 ` [PULL 16/22] target/microblaze: Define TCG_GUEST_DEFAULT_MO Richard Henderson
2023-06-26 15:39 ` [PULL 17/22] tcg: Do not elide memory barriers for !CF_PARALLEL in system mode Richard Henderson
2023-06-26 15:39 ` [PULL 18/22] tcg: Add host memory barriers to cpu_ldst.h interfaces Richard Henderson
2023-06-26 15:39 ` [PULL 19/22] accel/tcg: Remove check_tcg_memory_orders_compatible Richard Henderson
2023-06-26 15:39 ` [PULL 20/22] accel/tcg: Store some tlb flags in CPUTLBEntryFull Richard Henderson
2023-06-26 15:39 ` [PULL 21/22] accel/tcg: Move TLB_WATCHPOINT to TLB_SLOW_FLAGS_MASK Richard Henderson
2023-06-26 15:39 ` [PULL 22/22] accel/tcg: Renumber TLB_DISCARD_WRITE Richard Henderson
2023-06-26 18:11 ` [PULL 00/22] tcg patch queue Richard Henderson
-- strict thread matches above, loose matches on Subject: below --
2023-01-17 23:10 Richard Henderson
2023-01-19 15:05 ` Peter Maydell
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20230626153945.76180-1-richard.henderson@linaro.org \
--to=richard.henderson@linaro.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).