From: Jiajie Chen <c@jia.je>
To: qemu-devel@nongnu.org
Cc: richard.henderson@linaro.org, yijun@loongson.cn,
shenjinyang@loongson.cn, gaosong@loongson.cn, i.qemu@xen0n.name,
Jiajie Chen <c@jia.je>
Subject: [PATCH v4 00/11] Add la32 & va32 mode for loongarch64-softmmu
Date: Tue, 8 Aug 2023 09:54:26 +0800 [thread overview]
Message-ID: <20230808015506.1705140-1-c@jia.je> (raw)
This patch series allow qemu-system-loongarch64 to emulate a LoongArch32
machine. A new CPU model is added for loongarch32. Initial GDB support
is added.
At the same time, VA32(32-bit virtual address) support is introduced for
LoongArch64.
LA32 support is tested using a small supervisor program at
https://github.com/jiegec/supervisor-la32. VA32 mode under LA64 is not
tested yet.
Changes since v3:
- Support VA32 mode for LoongArch64
- Check the current arch from CPUCFG.ARCH
- Reject la64-only instructions in la32 mode
Changes since v2:
- Fix typo in previous commit
- Fix VPPN width in TLBEHI/TLBREHI
Changes since v1:
- No longer create a separate qemu-system-loongarch32 executable, but
allow user to run loongarch32 emulation using qemu-system-loongarch64
- Add loongarch32 cpu support for virt machine
Full changes:
Jiajie Chen (11):
target/loongarch: Add macro to check current arch
target/loongarch: Add new object class for loongarch32 cpus
target/loongarch: Add GDB support for loongarch32 mode
target/loongarch: Support LoongArch32 TLB entry
target/loongarch: Support LoongArch32 DMW
target/loongarch: Support LoongArch32 VPPN
target/loongarch: Add LA32 & VA32 to DisasContext
target/loongarch: Reject la64-only instructions in la32 mode
target/loongarch: Truncate high 32 bits of address in VA32 mode
target/loongarch: Sign extend results in VA32 mode
target/loongarch: Add loongarch32 cpu la132
configs/targets/loongarch64-softmmu.mak | 2 +-
gdb-xml/loongarch-base32.xml | 45 ++++++++++
hw/loongarch/virt.c | 5 --
target/loongarch/cpu-csr.h | 22 ++---
target/loongarch/cpu.c | 88 ++++++++++++++++---
target/loongarch/cpu.h | 33 ++++++-
target/loongarch/gdbstub.c | 32 +++++--
target/loongarch/insn_trans/trans_arith.c.inc | 34 +++----
.../loongarch/insn_trans/trans_atomic.c.inc | 77 ++++++++--------
target/loongarch/insn_trans/trans_bit.c.inc | 28 +++---
.../loongarch/insn_trans/trans_branch.c.inc | 9 +-
target/loongarch/insn_trans/trans_extra.c.inc | 16 ++--
.../loongarch/insn_trans/trans_fmemory.c.inc | 8 ++
target/loongarch/insn_trans/trans_fmov.c.inc | 4 +-
target/loongarch/insn_trans/trans_lsx.c.inc | 6 ++
.../loongarch/insn_trans/trans_memory.c.inc | 78 +++++++++-------
target/loongarch/insn_trans/trans_shift.c.inc | 14 +--
target/loongarch/tlb_helper.c | 66 +++++++++++---
target/loongarch/translate.c | 26 ++++++
target/loongarch/translate.h | 12 +++
20 files changed, 430 insertions(+), 175 deletions(-)
create mode 100644 gdb-xml/loongarch-base32.xml
--
2.41.0
next reply other threads:[~2023-08-08 1:56 UTC|newest]
Thread overview: 28+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-08-08 1:54 Jiajie Chen [this message]
2023-08-08 1:54 ` [PATCH v4 01/11] target/loongarch: Add macro to check current arch Jiajie Chen
2023-08-08 17:01 ` Richard Henderson
2023-08-08 17:13 ` Jiajie Chen
2023-08-10 11:08 ` Philippe Mathieu-Daudé
2023-08-10 11:06 ` Philippe Mathieu-Daudé
2023-08-08 1:54 ` [PATCH v4 02/11] target/loongarch: Add new object class for loongarch32 cpus Jiajie Chen
2023-08-08 18:19 ` Richard Henderson
2023-08-08 1:54 ` [PATCH v4 03/11] target/loongarch: Add GDB support for loongarch32 mode Jiajie Chen
2023-08-08 18:34 ` Richard Henderson
2023-08-08 1:54 ` [PATCH v4 04/11] target/loongarch: Support LoongArch32 TLB entry Jiajie Chen
2023-08-08 18:37 ` Richard Henderson
2023-08-08 1:54 ` [PATCH v4 05/11] target/loongarch: Support LoongArch32 DMW Jiajie Chen
2023-08-08 18:37 ` Richard Henderson
2023-08-08 1:54 ` [PATCH v4 06/11] target/loongarch: Support LoongArch32 VPPN Jiajie Chen
2023-08-08 18:38 ` Richard Henderson
2023-08-08 1:54 ` [PATCH v4 07/11] target/loongarch: Add LA32 & VA32 to DisasContext Jiajie Chen
2023-08-08 18:40 ` Richard Henderson
2023-08-08 1:54 ` [PATCH v4 08/11] target/loongarch: Reject la64-only instructions in la32 mode Jiajie Chen
2023-08-08 18:48 ` Richard Henderson
2023-08-08 1:54 ` [PATCH v4 09/11] target/loongarch: Truncate high 32 bits of address in VA32 mode Jiajie Chen
2023-08-08 19:08 ` Richard Henderson
2023-08-08 1:54 ` [PATCH v4 10/11] target/loongarch: Sign extend results " Jiajie Chen
2023-08-08 19:12 ` Richard Henderson
2023-08-08 1:54 ` [PATCH v4 11/11] target/loongarch: Add loongarch32 cpu la132 Jiajie Chen
2023-08-08 1:59 ` Jiajie Chen
2023-08-08 19:26 ` Richard Henderson
2023-08-09 7:31 ` Jiajie Chen
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20230808015506.1705140-1-c@jia.je \
--to=c@jia.je \
--cc=gaosong@loongson.cn \
--cc=i.qemu@xen0n.name \
--cc=qemu-devel@nongnu.org \
--cc=richard.henderson@linaro.org \
--cc=shenjinyang@loongson.cn \
--cc=yijun@loongson.cn \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).