From: Bastian Koppelmann <kbastian@mail.uni-paderborn.de>
To: qemu-devel@nongnu.org
Cc: kbastian@mail.uni-paderborn.de
Subject: [PULL v3 00/16] tricore queue
Date: Fri, 29 Sep 2023 08:39:44 +0200 [thread overview]
Message-ID: <20230929064000.536923-1-kbastian@mail.uni-paderborn.de> (raw)
The following changes since commit 36e9aab3c569d4c9ad780473596e18479838d1aa:
migration: Move return path cleanup to main migration thread (2023-09-27 13:58:02 -0400)
are available in the Git repository at:
https://github.com/bkoppelmann/qemu.git tags/pull-tricore-20230929
for you to fetch changes up to ceada000846b0cd81c578b1da9f76d0c59536654:
target/tricore: Change effective address (ea) to target_ulong (2023-09-29 08:28:09 +0200)
----------------------------------------------------------------
- Add FTOU, CRCN, FTOHP, and HPTOF insns
----------------------------------------------------------------
Changes from v2:
- Replaced %ld with PRIu64 for patch 13
- Dropped patches 15 - 19, as they require an updated patch series
----------------------------------------------------------------
Bastian Koppelmann (16):
tests/tcg/tricore: Bump cpu to tc37x
target/tricore: Implement CRCN insn
target/tricore: Correctly handle FPU RM from PSW
target/tricore: Implement FTOU insn
target/tricore: Clarify special case for FTOUZ insn
target/tricore: Implement ftohp insn
target/tricore: Implement hptof insn
target/tricore: Fix RCPW/RRPW_INSERT insns for width = 0
target/tricore: Swap src and dst reg for RCRR_INSERT
target/tricore: Replace cpu_*_code with translator_*
target/tricore: Fix FTOUZ being ISA v1.3.1 up
tests/tcg/tricore: Extended and non-extened regs now match
hw/tricore: Log failing test in testdevice
tests/tcg: Reset result register after each test
target/tricore: Remove CSFRs from cpu.h
target/tricore: Change effective address (ea) to target_ulong
hw/tricore/tricore_testdevice.c | 4 +
target/tricore/cpu.h | 143 ++----------------------------
target/tricore/fpu_helper.c | 111 +++++++++++++++++++++++
target/tricore/helper.c | 19 +++-
target/tricore/helper.h | 4 +
target/tricore/op_helper.c | 79 +++++++++++++++--
target/tricore/translate.c | 56 +++++++++---
target/tricore/tricore-opcodes.h | 3 +
tests/tcg/tricore/Makefile.softmmu-target | 6 +-
tests/tcg/tricore/asm/macros.h | 65 +++++++++-----
tests/tcg/tricore/asm/test_crcn.S | 9 ++
tests/tcg/tricore/asm/test_ftohp.S | 14 +++
tests/tcg/tricore/asm/test_ftou.S | 12 +++
tests/tcg/tricore/asm/test_hptof.S | 12 +++
tests/tcg/tricore/asm/test_insert.S | 14 +++
15 files changed, 376 insertions(+), 175 deletions(-)
create mode 100644 tests/tcg/tricore/asm/test_crcn.S
create mode 100644 tests/tcg/tricore/asm/test_ftohp.S
create mode 100644 tests/tcg/tricore/asm/test_ftou.S
create mode 100644 tests/tcg/tricore/asm/test_hptof.S
next reply other threads:[~2023-09-29 6:41 UTC|newest]
Thread overview: 19+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-09-29 6:39 Bastian Koppelmann [this message]
2023-09-29 6:39 ` [PULL v3 01/16] tests/tcg/tricore: Bump cpu to tc37x Bastian Koppelmann
2023-09-29 6:39 ` [PULL v3 02/16] target/tricore: Implement CRCN insn Bastian Koppelmann
2023-09-29 6:39 ` [PULL v3 03/16] target/tricore: Correctly handle FPU RM from PSW Bastian Koppelmann
2023-09-29 6:39 ` [PULL v3 04/16] target/tricore: Implement FTOU insn Bastian Koppelmann
2023-09-29 6:39 ` [PULL v3 05/16] target/tricore: Clarify special case for FTOUZ insn Bastian Koppelmann
2023-09-29 6:39 ` [PULL v3 06/16] target/tricore: Implement ftohp insn Bastian Koppelmann
2023-09-29 6:39 ` [PULL v3 07/16] target/tricore: Implement hptof insn Bastian Koppelmann
2023-09-29 6:39 ` [PULL v3 08/16] target/tricore: Fix RCPW/RRPW_INSERT insns for width = 0 Bastian Koppelmann
2023-09-29 6:39 ` [PULL v3 09/16] target/tricore: Swap src and dst reg for RCRR_INSERT Bastian Koppelmann
2023-09-29 6:39 ` [PULL v3 10/16] target/tricore: Replace cpu_*_code with translator_* Bastian Koppelmann
2023-09-29 6:39 ` [PULL v3 11/16] target/tricore: Fix FTOUZ being ISA v1.3.1 up Bastian Koppelmann
2023-09-29 6:39 ` [PULL v3 12/16] tests/tcg/tricore: Extended and non-extened regs now match Bastian Koppelmann
2023-09-29 6:39 ` [PULL v3 13/16] hw/tricore: Log failing test in testdevice Bastian Koppelmann
2023-09-29 6:39 ` [PULL v3 14/16] tests/tcg: Reset result register after each test Bastian Koppelmann
2023-09-29 6:39 ` [PULL v3 15/16] target/tricore: Remove CSFRs from cpu.h Bastian Koppelmann
2023-09-29 6:40 ` [PULL v3 16/16] target/tricore: Change effective address (ea) to target_ulong Bastian Koppelmann
2023-10-02 21:56 ` [PULL v3 00/16] tricore queue Stefan Hajnoczi
2023-10-02 23:06 ` Michael Tokarev
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20230929064000.536923-1-kbastian@mail.uni-paderborn.de \
--to=kbastian@mail.uni-paderborn.de \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).