From: Stefan Hajnoczi <stefanha@redhat.com>
To: Alistair Francis <alistair23@gmail.com>
Cc: qemu-devel@nongnu.org, alistair23@gmail.com,
Alistair Francis <alistair.francis@wdc.com>
Subject: Re: [PULL 00/54] riscv-to-apply queue
Date: Thu, 12 Oct 2023 14:51:37 -0400 [thread overview]
Message-ID: <20231012185137.GA370885@fedora> (raw)
In-Reply-To: <20231012041051.2572507-1-alistair.francis@wdc.com>
[-- Attachment #1: Type: text/plain, Size: 115 bytes --]
Applied, thanks.
Please update the changelog at https://wiki.qemu.org/ChangeLog/8.2 for any user-visible changes.
[-- Attachment #2: signature.asc --]
[-- Type: application/pgp-signature, Size: 488 bytes --]
next prev parent reply other threads:[~2023-10-13 15:35 UTC|newest]
Thread overview: 61+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-10-12 4:09 [PULL 00/54] riscv-to-apply queue Alistair Francis
2023-10-12 4:09 ` [PULL 01/54] target/riscv/cpu.c: split CPU options from riscv_cpu_extensions[] Alistair Francis
2023-10-12 4:09 ` [PULL 02/54] target/riscv/cpu.c: skip 'bool' check when filtering KVM props Alistair Francis
2023-10-12 4:10 ` [PULL 03/54] target/riscv/cpu.c: split kvm prop handling to its own helper Alistair Francis
2023-10-12 4:10 ` [PULL 04/54] target/riscv: add DEFINE_PROP_END_OF_LIST() to riscv_cpu_options[] Alistair Francis
2023-10-12 4:10 ` [PULL 05/54] target/riscv/cpu.c: split non-ratified exts from riscv_cpu_extensions[] Alistair Francis
2023-10-12 4:10 ` [PULL 06/54] target/riscv/cpu.c: split vendor " Alistair Francis
2023-10-12 4:10 ` [PULL 07/54] target/riscv/cpu.c: add riscv_cpu_add_qdev_prop_array() Alistair Francis
2023-10-12 4:10 ` [PULL 08/54] target/riscv/cpu.c: add riscv_cpu_add_kvm_unavail_prop_array() Alistair Francis
2023-10-12 4:10 ` [PULL 09/54] target/riscv/cpu.c: limit cfg->vext_spec log message Alistair Francis
2023-10-12 4:10 ` [PULL 10/54] target/riscv: add 'max' CPU type Alistair Francis
2023-10-12 4:10 ` [PULL 11/54] avocado, risc-v: add tuxboot tests for 'max' CPU Alistair Francis
2023-10-12 4:10 ` [PULL 12/54] target/riscv: deprecate the 'any' CPU type Alistair Francis
2023-10-19 18:13 ` Richard Henderson
2023-10-19 18:31 ` Daniel Henrique Barboza
2023-10-20 10:10 ` Peter Maydell
2023-10-12 4:10 ` [PULL 13/54] target/riscv/cpu.c: use offset in isa_ext_is_enabled/update_enabled Alistair Francis
2023-10-12 4:10 ` [PULL 14/54] target/riscv: make CPUCFG() macro public Alistair Francis
2023-10-12 4:10 ` [PULL 15/54] target/riscv/cpu.c: introduce cpu_cfg_ext_auto_update() Alistair Francis
2023-10-12 4:10 ` [PULL 16/54] target/riscv/cpu.c: use cpu_cfg_ext_auto_update() during realize() Alistair Francis
2023-10-12 4:10 ` [PULL 17/54] target/riscv/cpu.c: introduce RISCVCPUMultiExtConfig Alistair Francis
2023-10-12 4:10 ` [PULL 18/54] target/riscv: use isa_ext_update_enabled() in init_max_cpu_extensions() Alistair Francis
2023-10-12 4:10 ` [PULL 19/54] target/riscv/cpu.c: honor user choice in cpu_cfg_ext_auto_update() Alistair Francis
2023-10-12 4:10 ` [PULL 20/54] target/riscv/cpu.c: consider user option with RVG Alistair Francis
2023-10-12 4:10 ` [PULL 21/54] target/riscv: Clear CSR values at reset and sync MPSTATE with host Alistair Francis
2023-10-12 4:10 ` [PULL 22/54] disas/riscv: Fix the typo of inverted order of pmpaddr13 and pmpaddr14 Alistair Francis
2023-10-12 4:10 ` [PULL 23/54] target/riscv: introduce TCG AccelCPUClass Alistair Francis
2023-10-12 4:10 ` [PULL 24/54] target/riscv: move riscv_cpu_realize_tcg() to TCG::cpu_realizefn() Alistair Francis
2023-10-12 4:10 ` [PULL 25/54] target/riscv: move riscv_cpu_validate_set_extensions() to tcg-cpu.c Alistair Francis
2023-10-12 4:10 ` [PULL 26/54] target/riscv: move riscv_tcg_ops " Alistair Francis
2023-10-12 4:10 ` [PULL 27/54] target/riscv/cpu.c: add .instance_post_init() Alistair Francis
2023-10-12 4:10 ` [PULL 28/54] target/riscv: move 'host' CPU declaration to kvm.c Alistair Francis
2023-10-12 4:10 ` [PULL 29/54] target/riscv/cpu.c: mark extensions arrays as 'const' Alistair Francis
2023-10-12 4:10 ` [PULL 30/54] target/riscv: move riscv_cpu_add_kvm_properties() to kvm.c Alistair Francis
2023-10-12 4:10 ` [PULL 31/54] target/riscv: make riscv_add_satp_mode_properties() public Alistair Francis
2023-10-12 4:10 ` [PULL 32/54] target/riscv: remove kvm-stub.c Alistair Francis
2023-10-12 4:10 ` [PULL 33/54] target/riscv: introduce KVM AccelCPUClass Alistair Francis
2023-10-12 4:10 ` [PULL 34/54] target/riscv: move KVM only files to kvm subdir Alistair Francis
2023-10-12 4:10 ` [PULL 35/54] target/riscv/kvm: do not use riscv_cpu_add_misa_properties() Alistair Francis
2023-10-12 4:10 ` [PULL 36/54] target/riscv/cpu.c: export set_misa() Alistair Francis
2023-10-12 4:10 ` [PULL 37/54] target/riscv/tcg: introduce tcg_cpu_instance_init() Alistair Francis
2023-10-12 4:10 ` [PULL 38/54] target/riscv/cpu.c: make misa_ext_cfgs[] 'const' Alistair Francis
2023-10-12 4:10 ` [PULL 39/54] target/riscv/tcg: move riscv_cpu_add_misa_properties() to tcg-cpu.c Alistair Francis
2023-10-12 4:10 ` [PULL 40/54] target/riscv/cpu.c: export isa_edata_arr[] Alistair Francis
2023-10-12 4:10 ` [PULL 41/54] target/riscv/cpu: move priv spec functions to tcg-cpu.c Alistair Francis
2023-10-12 4:10 ` [PULL 42/54] target/riscv: add riscv_cpu_get_name() Alistair Francis
2023-10-12 4:10 ` [PULL 43/54] target/riscv/tcg-cpu.c: add extension properties for all cpus Alistair Francis
2023-10-12 4:10 ` [PULL 44/54] softmmu: add means to pass an exit code when requesting a shutdown Alistair Francis
2023-10-12 4:10 ` [PULL 45/54] softmmu: pass the main loop status to gdb "Wxx" packet Alistair Francis
2023-10-12 4:10 ` [PULL 46/54] hw/misc/sifive_test.c: replace exit calls with proper shutdown Alistair Francis
2023-10-12 4:10 ` [PULL 47/54] hw/char: riscv_htif: " Alistair Francis
2023-10-12 4:10 ` [PULL 48/54] gdbstub: replace exit calls with proper shutdown for softmmu Alistair Francis
2023-10-12 4:10 ` [PULL 49/54] target/riscv/kvm: improve 'init_multiext_cfg' error msg Alistair Francis
2023-10-12 4:10 ` [PULL 50/54] target/riscv/kvm: support KVM_GET_REG_LIST Alistair Francis
2023-10-12 4:10 ` [PULL 51/54] target/riscv/tcg: remove RVG warning Alistair Francis
2023-10-12 4:10 ` [PULL 52/54] target/riscv: Use env_archcpu for better performance Alistair Francis
2023-10-12 4:10 ` [PULL 53/54] target/riscv: deprecate capital 'Z' CPU properties Alistair Francis
2023-10-12 4:10 ` [PULL 54/54] target/riscv: Fix vfwmaccbf16.vf Alistair Francis
2023-10-12 18:51 ` Stefan Hajnoczi [this message]
-- strict thread matches above, loose matches on Subject: below --
2023-07-10 12:31 [PULL 00/54] riscv-to-apply queue Alistair Francis
2023-07-10 22:59 ` Richard Henderson
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20231012185137.GA370885@fedora \
--to=stefanha@redhat.com \
--cc=alistair.francis@wdc.com \
--cc=alistair23@gmail.com \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).