From: Richard Henderson <richard.henderson@linaro.org>
To: qemu-devel@nongnu.org
Cc: mark.cave-ayland@ilande.co.uk
Subject: [PATCH v3 66/90] target/sparc: Move gen_ne_fop_FFF insns to decodetree
Date: Fri, 20 Oct 2023 22:31:34 -0700 [thread overview]
Message-ID: <20231021053158.278135-67-richard.henderson@linaro.org> (raw)
In-Reply-To: <20231021053158.278135-1-richard.henderson@linaro.org>
Move FANDNOT1s, FANDNOT2s, FANDs, FNANDs, FNORs, FORNOT1s, FORNOT2s,
FORs, FPADD16s, FPADD32s, FPSUB16s, FPSUB32s, FXNORs, FXORs.
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
---
target/sparc/insns.decode | 16 ++++++
target/sparc/translate.c | 116 ++++++++++++++------------------------
2 files changed, 59 insertions(+), 73 deletions(-)
diff --git a/target/sparc/insns.decode b/target/sparc/insns.decode
index 4e4336a4c5..8142fbdb8a 100644
--- a/target/sparc/insns.decode
+++ b/target/sparc/insns.decode
@@ -37,6 +37,7 @@ CALL 01 i:s30
&r_r_r rd rs1 rs2
@r_r_r .. rd:5 ...... rs1:5 . ........ rs2:5 &r_r_r
+@r_r_r_swap .. rd:5 ...... rs2:5 . ........ rs1:5 &r_r_r
&r_r rd rs
@r_r1 .. rd:5 ...... rs:5 . ........ ..... &r_r
@@ -277,6 +278,21 @@ FABSd 10 ..... 110100 00000 0 0000 1010 ..... @r_r2
FNOTs 10 ..... 110110 ..... 0 0110 1011 00000 @r_r1 # FNOT1s
FNOTd 10 ..... 110110 00000 0 0110 0110 ..... @r_r2 # FNOT2d
FNOTs 10 ..... 110110 00000 0 0110 0111 ..... @r_r2 # FNOT2s
+
+ FPADD16s 10 ..... 110110 ..... 0 0101 0001 ..... @r_r_r
+ FPADD32s 10 ..... 110110 ..... 0 0101 0011 ..... @r_r_r
+ FPSUB16s 10 ..... 110110 ..... 0 0101 0101 ..... @r_r_r
+ FPSUB32s 10 ..... 110110 ..... 0 0101 0111 ..... @r_r_r
+ FNORs 10 ..... 110110 ..... 0 0110 0011 ..... @r_r_r
+ FANDNOTs 10 ..... 110110 ..... 0 0110 0101 ..... @r_r_r # FANDNOT2s
+ FANDNOTs 10 ..... 110110 ..... 0 0110 1001 ..... @r_r_r_swap # ... 1s
+ FXORs 10 ..... 110110 ..... 0 0110 1101 ..... @r_r_r
+ FNANDs 10 ..... 110110 ..... 0 0110 1111 ..... @r_r_r
+ FANDs 10 ..... 110110 ..... 0 0111 0001 ..... @r_r_r
+ FXNORs 10 ..... 110110 ..... 0 0111 0011 ..... @r_r_r
+ FORNOTs 10 ..... 110110 ..... 0 0111 0111 ..... @r_r_r # FORNOT2s
+ FORNOTs 10 ..... 110110 ..... 0 0111 1011 ..... @r_r_r_swap # ... 1s
+ FORs 10 ..... 110110 ..... 0 0111 1101 ..... @r_r_r
]
NCP 10 ----- 110110 ----- --------- ----- # v8 CPop1
}
diff --git a/target/sparc/translate.c b/target/sparc/translate.c
index 0ee93b8ae2..5b984fab7d 100644
--- a/target/sparc/translate.c
+++ b/target/sparc/translate.c
@@ -1624,22 +1624,6 @@ static void gen_fop_FFF(DisasContext *dc, int rd, int rs1, int rs2,
gen_store_fpr_F(dc, rd, dst);
}
-#ifdef TARGET_SPARC64
-static void gen_ne_fop_FFF(DisasContext *dc, int rd, int rs1, int rs2,
- void (*gen)(TCGv_i32, TCGv_i32, TCGv_i32))
-{
- TCGv_i32 dst, src1, src2;
-
- src1 = gen_load_fpr_F(dc, rs1);
- src2 = gen_load_fpr_F(dc, rs2);
- dst = gen_dest_fpr_F(dc);
-
- gen(dst, src1, src2);
-
- gen_store_fpr_F(dc, rd, dst);
-}
-#endif
-
static void gen_fop_DD(DisasContext *dc, int rd, int rs,
void (*gen)(TCGv_i64, TCGv_ptr, TCGv_i64))
{
@@ -4972,6 +4956,35 @@ TRANS(FABSd, 64, do_dd, a, gen_op_fabsd)
TRANS(FSRCd, VIS1, do_dd, a, tcg_gen_mov_i64)
TRANS(FNOTd, VIS1, do_dd, a, tcg_gen_not_i64)
+static bool do_fff(DisasContext *dc, arg_r_r_r *a,
+ void (*func)(TCGv_i32, TCGv_i32, TCGv_i32))
+{
+ TCGv_i32 src1, src2;
+
+ if (gen_trap_ifnofpu(dc)) {
+ return true;
+ }
+
+ src1 = gen_load_fpr_F(dc, a->rs1);
+ src2 = gen_load_fpr_F(dc, a->rs2);
+ func(src1, src1, src2);
+ gen_store_fpr_F(dc, a->rd, src1);
+ return advance_pc(dc);
+}
+
+TRANS(FPADD16s, VIS1, do_fff, a, tcg_gen_vec_add16_i32)
+TRANS(FPADD32s, VIS1, do_fff, a, tcg_gen_add_i32)
+TRANS(FPSUB16s, VIS1, do_fff, a, tcg_gen_vec_sub16_i32)
+TRANS(FPSUB32s, VIS1, do_fff, a, tcg_gen_sub_i32)
+TRANS(FNORs, VIS1, do_fff, a, tcg_gen_nor_i32)
+TRANS(FANDNOTs, VIS1, do_fff, a, tcg_gen_andc_i32)
+TRANS(FXORs, VIS1, do_fff, a, tcg_gen_xor_i32)
+TRANS(FNANDs, VIS1, do_fff, a, tcg_gen_nand_i32)
+TRANS(FANDs, VIS1, do_fff, a, tcg_gen_and_i32)
+TRANS(FXNORs, VIS1, do_fff, a, tcg_gen_eqv_i32)
+TRANS(FORNOTs, VIS1, do_fff, a, tcg_gen_orc_i32)
+TRANS(FORs, VIS1, do_fff, a, tcg_gen_or_i32)
+
#define CHECK_IU_FEATURE(dc, FEATURE) \
if (!((dc)->def->features & CPU_FEATURE_ ## FEATURE)) \
goto illegal_insn;
@@ -5344,6 +5357,20 @@ static void disas_sparc_legacy(DisasContext *dc, unsigned int insn)
case 0x06a: /* VIS I fnot1 */
case 0x074: /* VIS I fsrc1 */
case 0x078: /* VIS I fsrc2 */
+ case 0x051: /* VIS I fpadd16s */
+ case 0x053: /* VIS I fpadd32s */
+ case 0x055: /* VIS I fpsub16s */
+ case 0x057: /* VIS I fpsub32s */
+ case 0x063: /* VIS I fnors */
+ case 0x065: /* VIS I fandnot2s */
+ case 0x069: /* VIS I fandnot1s */
+ case 0x06d: /* VIS I fxors */
+ case 0x06f: /* VIS I fnands */
+ case 0x071: /* VIS I fands */
+ case 0x073: /* VIS I fxnors */
+ case 0x077: /* VIS I fornot2s */
+ case 0x07b: /* VIS I fornot1s */
+ case 0x07d: /* VIS I fors */
g_assert_not_reached(); /* in decodetree */
case 0x020: /* VIS I fcmple16 */
CHECK_FPU_FEATURE(dc, VIS1);
@@ -5471,34 +5498,18 @@ static void disas_sparc_legacy(DisasContext *dc, unsigned int insn)
CHECK_FPU_FEATURE(dc, VIS1);
gen_ne_fop_DDD(dc, rd, rs1, rs2, tcg_gen_vec_add16_i64);
break;
- case 0x051: /* VIS I fpadd16s */
- CHECK_FPU_FEATURE(dc, VIS1);
- gen_ne_fop_FFF(dc, rd, rs1, rs2, tcg_gen_vec_add16_i32);
- break;
case 0x052: /* VIS I fpadd32 */
CHECK_FPU_FEATURE(dc, VIS1);
gen_ne_fop_DDD(dc, rd, rs1, rs2, tcg_gen_vec_add32_i64);
break;
- case 0x053: /* VIS I fpadd32s */
- CHECK_FPU_FEATURE(dc, VIS1);
- gen_ne_fop_FFF(dc, rd, rs1, rs2, tcg_gen_add_i32);
- break;
case 0x054: /* VIS I fpsub16 */
CHECK_FPU_FEATURE(dc, VIS1);
gen_ne_fop_DDD(dc, rd, rs1, rs2, tcg_gen_vec_sub16_i64);
break;
- case 0x055: /* VIS I fpsub16s */
- CHECK_FPU_FEATURE(dc, VIS1);
- gen_ne_fop_FFF(dc, rd, rs1, rs2, tcg_gen_vec_sub16_i32);
- break;
case 0x056: /* VIS I fpsub32 */
CHECK_FPU_FEATURE(dc, VIS1);
gen_ne_fop_DDD(dc, rd, rs1, rs2, tcg_gen_vec_add32_i64);
break;
- case 0x057: /* VIS I fpsub32s */
- CHECK_FPU_FEATURE(dc, VIS1);
- gen_ne_fop_FFF(dc, rd, rs1, rs2, tcg_gen_sub_i32);
- break;
case 0x060: /* VIS I fzero */
CHECK_FPU_FEATURE(dc, VIS1);
cpu_dst_64 = gen_dest_fpr_D(dc, rd);
@@ -5515,83 +5526,42 @@ static void disas_sparc_legacy(DisasContext *dc, unsigned int insn)
CHECK_FPU_FEATURE(dc, VIS1);
gen_ne_fop_DDD(dc, rd, rs1, rs2, tcg_gen_nor_i64);
break;
- case 0x063: /* VIS I fnors */
- CHECK_FPU_FEATURE(dc, VIS1);
- gen_ne_fop_FFF(dc, rd, rs1, rs2, tcg_gen_nor_i32);
- break;
case 0x064: /* VIS I fandnot2 */
CHECK_FPU_FEATURE(dc, VIS1);
gen_ne_fop_DDD(dc, rd, rs1, rs2, tcg_gen_andc_i64);
break;
- case 0x065: /* VIS I fandnot2s */
- CHECK_FPU_FEATURE(dc, VIS1);
- gen_ne_fop_FFF(dc, rd, rs1, rs2, tcg_gen_andc_i32);
- break;
case 0x068: /* VIS I fandnot1 */
CHECK_FPU_FEATURE(dc, VIS1);
gen_ne_fop_DDD(dc, rd, rs2, rs1, tcg_gen_andc_i64);
break;
- case 0x069: /* VIS I fandnot1s */
- CHECK_FPU_FEATURE(dc, VIS1);
- gen_ne_fop_FFF(dc, rd, rs2, rs1, tcg_gen_andc_i32);
- break;
case 0x06c: /* VIS I fxor */
CHECK_FPU_FEATURE(dc, VIS1);
gen_ne_fop_DDD(dc, rd, rs1, rs2, tcg_gen_xor_i64);
break;
- case 0x06d: /* VIS I fxors */
- CHECK_FPU_FEATURE(dc, VIS1);
- gen_ne_fop_FFF(dc, rd, rs1, rs2, tcg_gen_xor_i32);
- break;
case 0x06e: /* VIS I fnand */
CHECK_FPU_FEATURE(dc, VIS1);
gen_ne_fop_DDD(dc, rd, rs1, rs2, tcg_gen_nand_i64);
break;
- case 0x06f: /* VIS I fnands */
- CHECK_FPU_FEATURE(dc, VIS1);
- gen_ne_fop_FFF(dc, rd, rs1, rs2, tcg_gen_nand_i32);
- break;
case 0x070: /* VIS I fand */
CHECK_FPU_FEATURE(dc, VIS1);
gen_ne_fop_DDD(dc, rd, rs1, rs2, tcg_gen_and_i64);
break;
- case 0x071: /* VIS I fands */
- CHECK_FPU_FEATURE(dc, VIS1);
- gen_ne_fop_FFF(dc, rd, rs1, rs2, tcg_gen_and_i32);
- break;
case 0x072: /* VIS I fxnor */
CHECK_FPU_FEATURE(dc, VIS1);
gen_ne_fop_DDD(dc, rd, rs1, rs2, tcg_gen_eqv_i64);
break;
- case 0x073: /* VIS I fxnors */
- CHECK_FPU_FEATURE(dc, VIS1);
- gen_ne_fop_FFF(dc, rd, rs1, rs2, tcg_gen_eqv_i32);
- break;
- break;
case 0x076: /* VIS I fornot2 */
CHECK_FPU_FEATURE(dc, VIS1);
gen_ne_fop_DDD(dc, rd, rs1, rs2, tcg_gen_orc_i64);
break;
- case 0x077: /* VIS I fornot2s */
- CHECK_FPU_FEATURE(dc, VIS1);
- gen_ne_fop_FFF(dc, rd, rs1, rs2, tcg_gen_orc_i32);
- break;
case 0x07a: /* VIS I fornot1 */
CHECK_FPU_FEATURE(dc, VIS1);
gen_ne_fop_DDD(dc, rd, rs2, rs1, tcg_gen_orc_i64);
break;
- case 0x07b: /* VIS I fornot1s */
- CHECK_FPU_FEATURE(dc, VIS1);
- gen_ne_fop_FFF(dc, rd, rs2, rs1, tcg_gen_orc_i32);
- break;
case 0x07c: /* VIS I for */
CHECK_FPU_FEATURE(dc, VIS1);
gen_ne_fop_DDD(dc, rd, rs1, rs2, tcg_gen_or_i64);
break;
- case 0x07d: /* VIS I fors */
- CHECK_FPU_FEATURE(dc, VIS1);
- gen_ne_fop_FFF(dc, rd, rs1, rs2, tcg_gen_or_i32);
- break;
case 0x07e: /* VIS I fone */
CHECK_FPU_FEATURE(dc, VIS1);
cpu_dst_64 = gen_dest_fpr_D(dc, rd);
--
2.34.1
next prev parent reply other threads:[~2023-10-21 5:45 UTC|newest]
Thread overview: 92+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-10-21 5:30 [PATCH v3 00/90] target/sparc: Convert to decodetree Richard Henderson
2023-10-21 5:30 ` [PATCH v3 01/90] target/sparc: Clear may_lookup for npc == DYNAMIC_PC Richard Henderson
2023-10-21 5:30 ` [PATCH v3 02/90] target/sparc: Implement check_align inline Richard Henderson
2023-10-21 5:30 ` [PATCH v3 03/90] target/sparc: Avoid helper_raise_exception in helper_st_asi Richard Henderson
2023-10-21 5:30 ` [PATCH v3 04/90] target/sparc: Set TCG_GUEST_DEFAULT_MO Richard Henderson
2023-10-21 5:30 ` [PATCH v3 05/90] configs: Enable MTTCG for sparc, sparc64 Richard Henderson
2023-10-21 5:30 ` [PATCH v3 06/90] target/sparc: Define features via cpu-feature.h.inc Richard Henderson
2023-10-21 5:30 ` [PATCH v3 07/90] target/sparc: Use CPU_FEATURE_BIT_* for cpu properties Richard Henderson
2023-10-21 5:30 ` [PATCH v3 08/90] target/sparc: Remove sparcv7 cpu features Richard Henderson
2023-10-21 5:30 ` [PATCH v3 09/90] target/sparc: Add decodetree infrastructure Richard Henderson
2023-10-21 5:30 ` [PATCH v3 10/90] target/sparc: Define AM_CHECK for sparc32 Richard Henderson
2023-10-21 5:30 ` [PATCH v3 11/90] target/sparc: Move CALL to decodetree Richard Henderson
2023-10-21 5:30 ` [PATCH v3 12/90] target/sparc: Move BPcc and Bicc " Richard Henderson
2023-10-21 5:30 ` [PATCH v3 13/90] target/sparc: Move BPr " Richard Henderson
2023-10-21 5:30 ` [PATCH v3 14/90] target/sparc: Move FBPfcc and FBfcc " Richard Henderson
2023-10-21 5:30 ` [PATCH v3 15/90] target/sparc: Merge gen_cond with only caller Richard Henderson
2023-10-21 5:30 ` [PATCH v3 16/90] target/sparc: Merge gen_fcond " Richard Henderson
2023-10-21 5:30 ` [PATCH v3 17/90] target/sparc: Merge gen_branch_[an] " Richard Henderson
2023-10-21 5:30 ` [PATCH v3 18/90] target/sparc: Pass DisasCompare to advance_jump_cond Richard Henderson
2023-10-21 5:30 ` [PATCH v3 19/90] target/sparc: Move SETHI to decodetree Richard Henderson
2023-10-21 5:30 ` [PATCH v3 20/90] target/sparc: Move Tcc " Richard Henderson
2023-10-21 5:30 ` [PATCH v3 21/90] target/sparc: Move RDASR, STBAR, MEMBAR " Richard Henderson
2023-10-21 5:30 ` [PATCH v3 22/90] target/sparc: Move RDPSR, RDHPR " Richard Henderson
2023-10-21 5:30 ` [PATCH v3 23/90] target/sparc: Move RDWIM, RDPR " Richard Henderson
2023-10-21 5:30 ` [PATCH v3 24/90] target/sparc: Move RDTBR, FLUSHW " Richard Henderson
2023-10-21 5:30 ` [PATCH v3 25/90] target/sparc: Move WRASR " Richard Henderson
2023-10-21 5:30 ` [PATCH v3 26/90] target/sparc: Move WRPSR, SAVED, RESTORED " Richard Henderson
2023-10-21 5:30 ` [PATCH v3 27/90] target/sparc: Move WRWIM, WRPR " Richard Henderson
2023-10-21 5:30 ` [PATCH v3 28/90] target/sparc: Move WRTBR, WRHPR " Richard Henderson
2023-10-21 5:30 ` [PATCH v3 29/90] target/sparc: Move basic arithmetic " Richard Henderson
2023-10-21 5:30 ` [PATCH v3 30/90] target/sparc: Move ADDC " Richard Henderson
2023-10-21 5:30 ` [PATCH v3 31/90] target/sparc: Move MULX " Richard Henderson
2023-10-21 5:31 ` [PATCH v3 32/90] target/sparc: Move UMUL, SMUL " Richard Henderson
2023-10-21 5:31 ` [PATCH v3 33/90] target/sparc: Move SUBC " Richard Henderson
2023-10-21 5:31 ` [PATCH v3 34/90] target/sparc: Move UDIVX, SDIVX " Richard Henderson
2023-10-21 5:31 ` [PATCH v3 35/90] target/sparc: Move UDIV, SDIV " Richard Henderson
2023-10-21 5:31 ` [PATCH v3 36/90] target/sparc: Move TADD, TSUB, MULS " Richard Henderson
2023-10-21 5:31 ` [PATCH v3 37/90] target/sparc: Move SLL, SRL, SRA " Richard Henderson
2023-10-21 5:31 ` [PATCH v3 38/90] target/sparc: Move MOVcc, MOVR " Richard Henderson
2023-10-21 5:31 ` [PATCH v3 39/90] target/sparc: Move POPC " Richard Henderson
2023-10-21 5:31 ` [PATCH v3 40/90] target/sparc: Convert remaining v8 coproc insns " Richard Henderson
2023-10-21 5:31 ` [PATCH v3 41/90] target/sparc: Move JMPL, RETT, RETURN " Richard Henderson
2023-10-21 5:31 ` [PATCH v3 42/90] target/sparc: Move FLUSH, SAVE, RESTORE " Richard Henderson
2023-10-21 5:31 ` [PATCH v3 43/90] target/sparc: Move DONE, RETRY " Richard Henderson
2023-10-21 5:31 ` [PATCH v3 44/90] target/sparc: Split out resolve_asi Richard Henderson
2023-10-21 5:31 ` [PATCH v3 45/90] target/sparc: Drop ifdef around get_asi and friends Richard Henderson
2023-10-21 5:31 ` [PATCH v3 46/90] target/sparc: Split out ldst functions with asi pre-computed Richard Henderson
2023-10-21 5:31 ` [PATCH v3 47/90] target/sparc: Use tcg_gen_qemu_{ld, st}_i128 for GET_ASI_DTWINX Richard Henderson
2023-10-21 5:31 ` [PATCH v3 48/90] target/sparc: Move simple integer load/store to decodetree Richard Henderson
2023-10-21 5:31 ` [PATCH v3 49/90] target/sparc: Move asi " Richard Henderson
2023-10-21 5:31 ` [PATCH v3 50/90] target/sparc: Move LDSTUB, LDSTUBA " Richard Henderson
2023-10-21 5:31 ` [PATCH v3 51/90] target/sparc: Move SWAP, SWAPA " Richard Henderson
2023-10-21 5:31 ` [PATCH v3 52/90] target/sparc: Move CASA, CASXA " Richard Henderson
2023-10-21 5:31 ` [PATCH v3 53/90] target/sparc: Move PREFETCH, PREFETCHA " Richard Henderson
2023-10-21 5:31 ` [PATCH v3 54/90] target/sparc: Split out fp ldst functions with asi precomputed Richard Henderson
2023-10-21 5:31 ` [PATCH v3 55/90] target/sparc: Move simple fp load/store to decodetree Richard Henderson
2023-10-21 5:31 ` [PATCH v3 56/90] target/sparc: Move asi " Richard Henderson
2023-10-21 5:31 ` [PATCH v3 57/90] target/sparc: Move LDFSR, STFSR " Richard Henderson
2023-10-21 5:31 ` [PATCH v3 58/90] target/sparc: Merge LDFSR, LDXFSR implementations Richard Henderson
2023-10-21 5:31 ` [PATCH v3 59/90] target/sparc: Move EDGE* to decodetree Richard Henderson
2023-10-21 5:31 ` [PATCH v3 60/90] target/sparc: Move ARRAY* " Richard Henderson
2023-10-21 5:31 ` [PATCH v3 61/90] target/sparc: Move ADDRALIGN* " Richard Henderson
2023-10-21 5:31 ` [PATCH v3 62/90] target/sparc: Move BMASK " Richard Henderson
2023-10-21 5:31 ` [PATCH v3 63/90] target/sparc: Move FMOVS, FNEGS, FABSS, FSRC*S, FNOT*S " Richard Henderson
2023-10-21 5:31 ` [PATCH v3 64/90] target/sparc: Move FMOVD, FNEGD, FABSD, FSRC*D, FNOT*D " Richard Henderson
2023-10-21 5:31 ` [PATCH v3 65/90] target/sparc: Use tcg_gen_vec_{add,sub}* Richard Henderson
2023-10-21 5:31 ` Richard Henderson [this message]
2023-10-21 5:31 ` [PATCH v3 67/90] target/sparc: Move gen_ne_fop_DDD insns to decodetree Richard Henderson
2023-10-21 5:31 ` [PATCH v3 68/90] target/sparc: Move PDIST " Richard Henderson
2023-10-21 5:31 ` [PATCH v3 69/90] target/sparc: Move gen_gsr_fop_DDD insns " Richard Henderson
2023-10-21 5:31 ` [PATCH v3 70/90] target/sparc: Move gen_fop_FF " Richard Henderson
2023-10-21 5:31 ` [PATCH v3 71/90] target/sparc: Move gen_fop_DD " Richard Henderson
2023-10-21 5:31 ` [PATCH v3 72/90] target/sparc: Move FSQRTq " Richard Henderson
2023-10-21 5:31 ` [PATCH v3 73/90] target/sparc: Move gen_fop_FFF insns " Richard Henderson
2023-10-21 5:31 ` [PATCH v3 74/90] target/sparc: Move gen_fop_DDD " Richard Henderson
2023-10-21 5:31 ` [PATCH v3 75/90] target/sparc: Move gen_fop_QQQ " Richard Henderson
2023-10-21 5:31 ` [PATCH v3 76/90] target/sparc: Move FSMULD " Richard Henderson
2023-10-21 5:31 ` [PATCH v3 77/90] target/sparc: Move FDMULQ " Richard Henderson
2023-10-21 5:31 ` [PATCH v3 78/90] target/sparc: Move gen_fop_FD insns " Richard Henderson
2023-10-21 5:31 ` [PATCH v3 79/90] target/sparc: Move FiTOd, FsTOd, FsTOx " Richard Henderson
2023-10-21 5:31 ` [PATCH v3 80/90] target/sparc: Move FqTOs, FqTOi " Richard Henderson
2023-10-21 5:31 ` [PATCH v3 81/90] target/sparc: Move FqTOd, FqTOx " Richard Henderson
2023-10-21 5:31 ` [PATCH v3 82/90] target/sparc: Move FiTOq, FsTOq " Richard Henderson
2023-10-21 5:31 ` [PATCH v3 83/90] target/sparc: Move FdTOq, FxTOq " Richard Henderson
2023-10-21 5:31 ` [PATCH v3 84/90] target/sparc: Move FMOVq, FNEGq, FABSq " Richard Henderson
2023-10-21 5:31 ` [PATCH v3 85/90] target/sparc: Move FMOVR, FMOVcc, FMOVfcc " Richard Henderson
2023-10-21 5:31 ` [PATCH v3 86/90] target/sparc: Convert FCMP, FCMPE " Richard Henderson
2023-10-21 5:31 ` [PATCH v3 87/90] target/sparc: Move FPCMP* " Richard Henderson
2023-10-21 5:31 ` [PATCH v3 88/90] target/sparc: Move FPACK16, FPACKFIX " Richard Henderson
2023-10-21 5:31 ` [PATCH v3 89/90] target/sparc: Convert FZERO, FONE " Richard Henderson
2023-10-21 5:31 ` [PATCH v3 90/90] target/sparc: Remove disas_sparc_legacy Richard Henderson
2023-10-21 14:07 ` [PATCH v3 00/90] target/sparc: Convert to decodetree Mark Cave-Ayland
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20231021053158.278135-67-richard.henderson@linaro.org \
--to=richard.henderson@linaro.org \
--cc=mark.cave-ayland@ilande.co.uk \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).