From: "Michael S. Tsirkin" <mst@redhat.com>
To: Sunil V L <sunilvl@ventanamicro.com>
Cc: qemu-arm@nongnu.org, qemu-devel@nongnu.org,
qemu-riscv@nongnu.org, "Peter Maydell" <peter.maydell@linaro.org>,
"Shannon Zhao" <shannon.zhaosl@gmail.com>,
"Igor Mammedov" <imammedo@redhat.com>,
"Ani Sinha" <anisinha@redhat.com>,
"Marcel Apfelbaum" <marcel.apfelbaum@gmail.com>,
"Paolo Bonzini" <pbonzini@redhat.com>,
"Richard Henderson" <richard.henderson@linaro.org>,
"Eduardo Habkost" <eduardo@habkost.net>,
"Philippe Mathieu-Daudé" <philmd@linaro.org>,
"Gerd Hoffmann" <kraxel@redhat.com>,
"Palmer Dabbelt" <palmer@dabbelt.com>,
"Alistair Francis" <alistair.francis@wdc.com>,
"Bin Meng" <bin.meng@windriver.com>,
"Weiwei Li" <liweiwei@iscas.ac.cn>,
"Daniel Henrique Barboza" <dbarboza@ventanamicro.com>,
"Liu Zhiwei" <zhiwei_liu@linux.alibaba.com>,
"Anup Patel" <apatel@ventanamicro.com>,
"Atish Kumar Patra" <atishp@rivosinc.com>,
"Haibo Xu" <haibo1.xu@intel.com>
Subject: Re: [PATCH v5 00/13] RISC-V: ACPI: Enable AIA, PLIC and update RHCT
Date: Mon, 30 Oct 2023 10:13:46 -0400 [thread overview]
Message-ID: <20231030101332-mutt-send-email-mst@kernel.org> (raw)
In-Reply-To: <20231030132058.763556-1-sunilvl@ventanamicro.com>
On Mon, Oct 30, 2023 at 06:50:45PM +0530, Sunil V L wrote:
> This series primarily enables external interrupt controllers (AIA and PLIC)
> in ACPI tables for RISC-V virt platform. It also updates RHCT with CMO and
> MMU related information.
>
> Below ECRs for these changes are approved by ASWG and will be
> available in next ACPI spec release.
pci, acpi things look ok
Acked-by: Michael S. Tsirkin <mst@redhat.com>
> 1) MADT (AIA) - https://drive.google.com/file/d/1oMGPyOD58JaPgMl1pKasT-VKsIKia7zR/view?usp=sharing
> 2) RHCT - https://drive.google.com/file/d/1sKbOa8m1UZw1JkquZYe3F1zQBN1xXsaf/view?usp=sharing
>
> First two patches in this series are to migrate a couple of functions from
> ARM architecture to common code so that RISC-V doesn't need to duplicate
> the same.
>
> The patch set is based on Alistair's riscv-to-apply.next branch.
>
> These changes are also available in riscv_acpi_b2_v5 branch at:
> https://github.com/vlsunil/qemu/
>
> Changes since v4:
> 1) Updated copyright for new files as per SPDX format suggested by Drew.
> 2) Updated RINTC patch to avoid code duplication as suggested by Drew.
> 3) Moved mmu offset below cmo in MMU patch as suggested by Drew.
> 4) Updated tags.
>
> Changes since v3:
> 1) Addressed comments from Daniel and Drew.
> 2) Added a new patch in microvm to use common function for virtio in DSDT.
> 3) Rebased to latest riscv-to-apply.next branch and added tags.
>
> Changes since v2:
> 1) Rebased to latest riscv-to-apply.next branch which needed
> changing ext_icboz to ext_zicboz in CMO patch.
> 2) Fixed node type in MMU node.
> 3) Added latest tags.
>
> Changes since v1:
> 1) As per Igor's suggestion, migrated fw_cfg and virtio creation
> functions to device specific file instead of generic aml-build.c.
> Since ACPI is optional, new files are created and enabled for
> build only when CONFIG_ACPI is enabled.
> 2) As per Igor's suggestion, properties are added to the GPEX PCI
> host to indicate MMIO ranges. The platform fw can initialize
> these to appropriate values and the DSDT generator can fetch
> the information from the host bus itself. This makes the code
> generic instead of machine specific.
> 3) Added PLIC patch from Haibo.
> 4) Rebased to latest riscv-to-apply.next and added RB tags as
> appropriate.
>
> Sunil V L (13):
> hw/arm/virt-acpi-build.c: Migrate fw_cfg creation to common location
> hw/arm/virt-acpi-build.c: Migrate virtio creation to common location
> hw/i386/acpi-microvm.c: Use common function to add virtio in DSDT
> hw/riscv: virt: Make few IMSIC macros and functions public
> hw/riscv/virt-acpi-build.c: Add AIA support in RINTC
> hw/riscv/virt-acpi-build.c: Add IMSIC in the MADT
> hw/riscv/virt-acpi-build.c: Add APLIC in the MADT
> hw/riscv/virt-acpi-build.c: Add CMO information in RHCT
> hw/riscv/virt-acpi-build.c: Add MMU node in RHCT
> hw/pci-host/gpex: Define properties for MMIO ranges
> hw/riscv/virt: Update GPEX MMIO related properties
> hw/riscv/virt-acpi-build.c: Add IO controllers and devices
> hw/riscv/virt-acpi-build.c: Add PLIC in MADT
>
> hw/arm/virt-acpi-build.c | 51 +----
> hw/i386/acpi-microvm.c | 15 +-
> hw/nvram/fw_cfg-acpi.c | 23 +++
> hw/nvram/meson.build | 1 +
> hw/pci-host/gpex-acpi.c | 13 ++
> hw/pci-host/gpex.c | 12 ++
> hw/riscv/Kconfig | 1 +
> hw/riscv/virt-acpi-build.c | 323 +++++++++++++++++++++++++++++---
> hw/riscv/virt.c | 72 ++++---
> hw/virtio/meson.build | 1 +
> hw/virtio/virtio-acpi.c | 32 ++++
> include/hw/nvram/fw_cfg_acpi.h | 15 ++
> include/hw/pci-host/gpex.h | 28 ++-
> include/hw/riscv/virt.h | 26 +++
> include/hw/virtio/virtio-acpi.h | 16 ++
> 15 files changed, 498 insertions(+), 131 deletions(-)
> create mode 100644 hw/nvram/fw_cfg-acpi.c
> create mode 100644 hw/virtio/virtio-acpi.c
> create mode 100644 include/hw/nvram/fw_cfg_acpi.h
> create mode 100644 include/hw/virtio/virtio-acpi.h
>
> --
> 2.39.2
next prev parent reply other threads:[~2023-10-30 14:15 UTC|newest]
Thread overview: 20+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-10-30 13:20 [PATCH v5 00/13] RISC-V: ACPI: Enable AIA, PLIC and update RHCT Sunil V L
2023-10-30 13:20 ` [PATCH v5 01/13] hw/arm/virt-acpi-build.c: Migrate fw_cfg creation to common location Sunil V L
2023-10-30 13:20 ` [PATCH v5 02/13] hw/arm/virt-acpi-build.c: Migrate virtio " Sunil V L
2023-11-02 12:10 ` Daniel Henrique Barboza
2023-11-02 12:56 ` Sunil V L
2023-10-30 13:20 ` [PATCH v5 03/13] hw/i386/acpi-microvm.c: Use common function to add virtio in DSDT Sunil V L
2023-10-30 13:20 ` [PATCH v5 04/13] hw/riscv: virt: Make few IMSIC macros and functions public Sunil V L
2023-10-30 13:20 ` [PATCH v5 05/13] hw/riscv/virt-acpi-build.c: Add AIA support in RINTC Sunil V L
2023-10-30 13:20 ` [PATCH v5 06/13] hw/riscv/virt-acpi-build.c: Add IMSIC in the MADT Sunil V L
2023-10-30 13:20 ` [PATCH v5 07/13] hw/riscv/virt-acpi-build.c: Add APLIC " Sunil V L
2023-10-30 13:20 ` [PATCH v5 08/13] hw/riscv/virt-acpi-build.c: Add CMO information in RHCT Sunil V L
2023-10-30 13:20 ` [PATCH v5 09/13] hw/riscv/virt-acpi-build.c: Add MMU node " Sunil V L
2023-11-02 1:00 ` Alistair Francis
2023-10-30 13:20 ` [PATCH v5 10/13] hw/pci-host/gpex: Define properties for MMIO ranges Sunil V L
2023-10-30 13:39 ` Daniel Henrique Barboza
2023-10-30 13:20 ` [PATCH v5 11/13] hw/riscv/virt: Update GPEX MMIO related properties Sunil V L
2023-10-30 13:20 ` [PATCH v5 12/13] hw/riscv/virt-acpi-build.c: Add IO controllers and devices Sunil V L
2023-10-30 13:20 ` [PATCH v5 13/13] hw/riscv/virt-acpi-build.c: Add PLIC in MADT Sunil V L
2023-10-30 14:13 ` Michael S. Tsirkin [this message]
2023-11-02 1:37 ` [PATCH v5 00/13] RISC-V: ACPI: Enable AIA, PLIC and update RHCT Alistair Francis
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20231030101332-mutt-send-email-mst@kernel.org \
--to=mst@redhat.com \
--cc=alistair.francis@wdc.com \
--cc=anisinha@redhat.com \
--cc=apatel@ventanamicro.com \
--cc=atishp@rivosinc.com \
--cc=bin.meng@windriver.com \
--cc=dbarboza@ventanamicro.com \
--cc=eduardo@habkost.net \
--cc=haibo1.xu@intel.com \
--cc=imammedo@redhat.com \
--cc=kraxel@redhat.com \
--cc=liweiwei@iscas.ac.cn \
--cc=marcel.apfelbaum@gmail.com \
--cc=palmer@dabbelt.com \
--cc=pbonzini@redhat.com \
--cc=peter.maydell@linaro.org \
--cc=philmd@linaro.org \
--cc=qemu-arm@nongnu.org \
--cc=qemu-devel@nongnu.org \
--cc=qemu-riscv@nongnu.org \
--cc=richard.henderson@linaro.org \
--cc=shannon.zhaosl@gmail.com \
--cc=sunilvl@ventanamicro.com \
--cc=zhiwei_liu@linux.alibaba.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).