From: Andrew Jones <ajones@ventanamicro.com>
To: Daniel Henrique Barboza <dbarboza@ventanamicro.com>
Cc: qemu-devel@nongnu.org, qemu-riscv@nongnu.org,
alistair.francis@wdc.com, bmeng@tinylab.org,
liwei1518@gmail.com, zhiwei_liu@linux.alibaba.com,
palmer@rivosinc.com
Subject: Re: [PATCH for-9.0 v2 6/8] target/riscv: add 'parent' in profile description
Date: Mon, 27 Nov 2023 13:22:27 +0100 [thread overview]
Message-ID: <20231127-793fc1755f260795825209b9@orel> (raw)
In-Reply-To: <20231127113752.1290265-7-dbarboza@ventanamicro.com>
On Mon, Nov 27, 2023 at 08:37:50AM -0300, Daniel Henrique Barboza wrote:
> Certain S-mode profiles, like RVA22S64 and RVA23S64, mandate all the
> mandatory extensions of their respective U-mode profiles. RVA22S64
> includes all mandatory extensions of RVA22U64, and the same happens with
> RVA23 profiles.
>
> Add a 'parent' field to allow profiles to enable other profiles. This
> will allow us to describe S-mode profiles by specifying their parent
> U-mode profile, then adding just the S-mode specific extensions.
>
> We're naming the field 'parent' to consider the possibility of other
> uses (e.g. a s-mode profile including a previous s-mode profile) in the
> future.
>
> Suggested-by: Andrew Jones <ajones@ventanamicro.com>
> Signed-off-by: Daniel Henrique Barboza <dbarboza@ventanamicro.com>
> ---
> target/riscv/cpu.c | 1 +
> target/riscv/cpu.h | 1 +
> target/riscv/tcg/tcg-cpu.c | 14 +++++++++++++-
> 3 files changed, 15 insertions(+), 1 deletion(-)
>
Reviewed-by: Andrew Jones <ajones@ventanamicro.com>
next prev parent reply other threads:[~2023-11-27 12:23 UTC|newest]
Thread overview: 13+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-11-27 11:37 [PATCH for-9.0 v2 0/8] target/riscv: implement RVA22S64 profile Daniel Henrique Barboza
2023-11-27 11:37 ` [PATCH for-9.0 v2 1/8] target/riscv: implement svade Daniel Henrique Barboza
2023-11-27 11:37 ` [PATCH for-9.0 v2 2/8] target/riscv: add priv ver restriction to profiles Daniel Henrique Barboza
2023-11-27 12:13 ` Andrew Jones
2023-11-27 11:37 ` [PATCH for-9.0 v2 3/8] target/riscv/cpu.c: finalize satp_mode earlier Daniel Henrique Barboza
2023-11-27 11:37 ` [PATCH for-9.0 v2 4/8] target/riscv/cpu.c: add riscv_cpu_is_32bit() Daniel Henrique Barboza
2023-11-28 10:03 ` Philippe Mathieu-Daudé
2023-11-27 11:37 ` [PATCH for-9.0 v2 5/8] target/riscv: add satp_mode profile support Daniel Henrique Barboza
2023-11-27 11:37 ` [PATCH for-9.0 v2 6/8] target/riscv: add 'parent' in profile description Daniel Henrique Barboza
2023-11-27 12:22 ` Andrew Jones [this message]
2023-11-27 11:37 ` [PATCH for-9.0 v2 7/8] target/riscv: add RVA22S64 profile Daniel Henrique Barboza
2023-11-27 12:22 ` Andrew Jones
2023-11-27 11:37 ` [PATCH for-9.0 v2 8/8] target/riscv: add rva22s64 cpu Daniel Henrique Barboza
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20231127-793fc1755f260795825209b9@orel \
--to=ajones@ventanamicro.com \
--cc=alistair.francis@wdc.com \
--cc=bmeng@tinylab.org \
--cc=dbarboza@ventanamicro.com \
--cc=liwei1518@gmail.com \
--cc=palmer@rivosinc.com \
--cc=qemu-devel@nongnu.org \
--cc=qemu-riscv@nongnu.org \
--cc=zhiwei_liu@linux.alibaba.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).