qemu-devel.nongnu.org archive mirror
 help / color / mirror / Atom feed
From: "Michael S. Tsirkin" <mst@redhat.com>
To: Bui Quang Minh <minhquangbui99@gmail.com>
Cc: qemu-devel@nongnu.org, "David Woodhouse" <dwmw2@infradead.org>,
	"Paolo Bonzini" <pbonzini@redhat.com>,
	"Richard Henderson" <richard.henderson@linaro.org>,
	"Eduardo Habkost" <eduardo@habkost.net>,
	"Marcel Apfelbaum" <marcel.apfelbaum@gmail.com>,
	"Igor Mammedov" <imammedo@redhat.com>,
	"Alex Bennée" <alex.bennee@linaro.org>,
	"Joao Martins" <joao.m.martins@oracle.com>,
	"Peter Xu" <peterx@redhat.com>,
	"Jason Wang" <jasowang@redhat.com>,
	"Philippe Mathieu-Daudé" <philmd@linaro.org>,
	"Phil Dennis-Jordan" <lists@philjordan.eu>,
	"Santosh Shukla" <santosh.shukla@amd.com>
Subject: Re: [PATCH v11 0/7] Support x2APIC mode with TCG accelerator
Date: Wed, 27 Dec 2023 10:35:03 -0500	[thread overview]
Message-ID: <20231227103414-mutt-send-email-mst@kernel.org> (raw)
In-Reply-To: <1e2bb825-e102-4b75-898d-6ef53175a1cf@gmail.com>

On Wed, Dec 27, 2023 at 06:03:46PM +0700, Bui Quang Minh wrote:
> On 12/26/23 16:21, Michael S. Tsirkin wrote:
> > On Mon, Dec 25, 2023 at 11:40:54PM +0700, Bui Quang Minh wrote:
> > > Hi everyone,
> > > 
> > > This series implements x2APIC mode in userspace local APIC and the
> > > RDMSR/WRMSR helper to access x2APIC registers in x2APIC mode. Intel iommu
> > > and AMD iommu are adjusted to support x2APIC interrupt remapping. With this
> > > series, we can now boot Linux kernel into x2APIC mode with TCG accelerator
> > > using either Intel or AMD iommu.
> > > 
> > > Testing to boot my own built Linux 6.3.0-rc2, the kernel successfully boot
> > > with enabled x2APIC and can enumerate CPU with APIC ID 257
> > > 
> > > Using Intel IOMMU
> > > 
> > > qemu/build/qemu-system-x86_64 \
> > >    -smp 2,maxcpus=260 \
> > >    -cpu qemu64,x2apic=on \
> > >    -machine q35 \
> > >    -device intel-iommu,intremap=on,eim=on \
> > >    -device qemu64-x86_64-cpu,x2apic=on,core-id=257,socket-id=0,thread-id=0 \
> > >    -m 2G \
> > >    -kernel $KERNEL_DIR \
> > >    -append "nokaslr console=ttyS0 root=/dev/sda earlyprintk=serial net.ifnames=0" \
> > >    -drive file=$IMAGE_DIR,format=raw \
> > >    -nographic \
> > >    -s
> > > 
> > > Using AMD IOMMU
> > > 
> > > qemu/build/qemu-system-x86_64 \
> > >    -smp 2,maxcpus=260 \
> > >    -cpu qemu64,x2apic=on \
> > >    -machine q35 \
> > >    -device amd-iommu,intremap=on,xtsup=on \
> > >    -device qemu64-x86_64-cpu,x2apic=on,core-id=257,socket-id=0,thread-id=0 \
> > >    -m 2G \
> > >    -kernel $KERNEL_DIR \
> > >    -append "nokaslr console=ttyS0 root=/dev/sda earlyprintk=serial net.ifnames=0" \
> > >    -drive file=$IMAGE_DIR,format=raw \
> > >    -nographic \
> > >    -s
> > > 
> > > Testing the emulated userspace APIC with kvm-unit-tests, disable test
> > > device with this patch
> > 
> > Seems to break build for windows/amd64
> > https://gitlab.com/mstredhat/qemu/-/pipelines/1118886361/failures
> 
> The failure is because when CONFIG_AMD_IOMMU=n, amd_iommu.c is not built so
> the linker cannot find the definition of amdvi_extended_feature_register
> (amdvi_extended_feature_register is used in acpi-build.c). I create a stub
> to solve this problem and it passes all CI tests. I will squash the
> following changes into patch 6. What do you think about this?
> 
> diff --git a/hw/i386/amd_iommu_stub.c b/hw/i386/amd_iommu_stub.c

I'd probably call it amd_iommu-stub.c even if the mix of _ and - looks
weird, but this is how all other stubs are called.
Document this in the commit log too please.

> new file mode 100644
> index 0000000000..d62a3732e6
> --- /dev/null
> +++ b/hw/i386/amd_iommu_stub.c
> @@ -0,0 +1,26 @@
> +/*
> + * Stubs for AMD IOMMU emulation
> + *
> + * Copyright (C) 2023 Bui Quang Minh <minhquangbui99@gmail.com>
> + *
> + * This program is free software; you can redistribute it and/or modify
> + * it under the terms of the GNU General Public License as published by
> + * the Free Software Foundation; either version 2 of the License, or
> + * (at your option) any later version.
> +
> + * This program is distributed in the hope that it will be useful,
> + * but WITHOUT ANY WARRANTY; without even the implied warranty of
> + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
> + * GNU General Public License for more details.
> +
> + * You should have received a copy of the GNU General Public License along
> + * with this program; if not, see <http://www.gnu.org/licenses/>.
> + */
> +
> +#include "qemu/osdep.h"
> +#include "amd_iommu.h"
> +
> +uint64_t amdvi_extended_feature_register(AMDVIState *s)
> +{
> +    return AMDVI_DEFAULT_EXT_FEATURES;
> +}
> diff --git a/hw/i386/meson.build b/hw/i386/meson.build
> index 369c6bf823..d38637b046 100644
> --- a/hw/i386/meson.build
> +++ b/hw/i386/meson.build
> @@ -9,7 +9,8 @@ i386_ss.add(files(
> 
>  i386_ss.add(when: 'CONFIG_X86_IOMMU', if_true: files('x86-iommu.c'),
>                                        if_false: files('x86-iommu-stub.c'))
> -i386_ss.add(when: 'CONFIG_AMD_IOMMU', if_true: files('amd_iommu.c'))
> +i386_ss.add(when: 'CONFIG_AMD_IOMMU', if_true: files('amd_iommu.c'),
> +                                      if_false: files('amd_iommu_stub.c'))
>  i386_ss.add(when: 'CONFIG_I440FX', if_true: files('pc_piix.c'))
>  i386_ss.add(when: 'CONFIG_MICROVM', if_true: files('microvm.c',
> 'acpi-microvm.c', 'microvm-dt.c'))
>  i386_ss.add(when: 'CONFIG_Q35', if_true: files('pc_q35.c'))
> 
> 
> Thanks,
> Quang Minh.



  reply	other threads:[~2023-12-27 15:35 UTC|newest]

Thread overview: 14+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2023-12-25 16:40 [PATCH v11 0/7] Support x2APIC mode with TCG accelerator Bui Quang Minh
2023-12-25 16:40 ` [PATCH v11 1/7] i386/tcg: implement x2APIC registers MSR access Bui Quang Minh
2023-12-25 16:40 ` [PATCH v11 2/7] apic: add support for x2APIC mode Bui Quang Minh
2023-12-25 16:40 ` [PATCH v11 3/7] apic, i386/tcg: add x2apic transitions Bui Quang Minh
2023-12-25 16:40 ` [PATCH v11 4/7] intel_iommu: allow Extended Interrupt Mode when using userspace APIC Bui Quang Minh
2023-12-25 16:40 ` [PATCH v11 5/7] test: bios-tables-test: prepare IVRS change in ACPI table Bui Quang Minh
2023-12-25 16:41 ` [PATCH v11 6/7] amd_iommu: report x2APIC support to the operating system Bui Quang Minh
2023-12-25 16:41 ` [PATCH v11 7/7] test: bios-tables-test: add IVRS changed binary Bui Quang Minh
2023-12-26  9:21 ` [PATCH v11 0/7] Support x2APIC mode with TCG accelerator Michael S. Tsirkin
2023-12-27 11:03   ` Bui Quang Minh
2023-12-27 15:35     ` Michael S. Tsirkin [this message]
2023-12-28 15:44   ` Bui Quang Minh
2024-01-06 16:33     ` Bui Quang Minh
2024-01-07 13:38       ` Michael S. Tsirkin

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20231227103414-mutt-send-email-mst@kernel.org \
    --to=mst@redhat.com \
    --cc=alex.bennee@linaro.org \
    --cc=dwmw2@infradead.org \
    --cc=eduardo@habkost.net \
    --cc=imammedo@redhat.com \
    --cc=jasowang@redhat.com \
    --cc=joao.m.martins@oracle.com \
    --cc=lists@philjordan.eu \
    --cc=marcel.apfelbaum@gmail.com \
    --cc=minhquangbui99@gmail.com \
    --cc=pbonzini@redhat.com \
    --cc=peterx@redhat.com \
    --cc=philmd@linaro.org \
    --cc=qemu-devel@nongnu.org \
    --cc=richard.henderson@linaro.org \
    --cc=santosh.shukla@amd.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).