From: Eric Auger <eric.auger@redhat.com>
To: eric.auger.pro@gmail.com, eric.auger@redhat.com,
qemu-devel@nongnu.org, qemu-arm@nongnu.org,
jean-philippe@linaro.org, mst@redhat.com,
peter.maydell@linaro.org, clg@redhat.com,
zhenzhong.duan@intel.com, yanghliu@redhat.com
Cc: alex.williamson@redhat.com, jasowang@redhat.com
Subject: [PATCH v4 4/4] qemu-options.hx: Add an entry for virtio-iommu-pci and document aw-bits
Date: Tue, 13 Feb 2024 19:28:31 +0100 [thread overview]
Message-ID: <20240213182933.825268-5-eric.auger@redhat.com> (raw)
In-Reply-To: <20240213182933.825268-1-eric.auger@redhat.com>
We are missing an entry for the virtio-iommu-pci device. Add the
information on which machine it is currently supported and document
the new aw-bits option.
Signed-off-by: Eric Auger <eric.auger@redhat.com>
---
qemu-options.hx | 8 ++++++++
1 file changed, 8 insertions(+)
diff --git a/qemu-options.hx b/qemu-options.hx
index 8547254dbf..6a8c970640 100644
--- a/qemu-options.hx
+++ b/qemu-options.hx
@@ -1172,6 +1172,14 @@ SRST
Please also refer to the wiki page for general scenarios of VT-d
emulation in QEMU: https://wiki.qemu.org/Features/VT-d.
+``-device virtio-iommu-pci[,option=...]``
+ This is only supported by ``-machine q35`` and ``-machine virt``.
+ It supports below options:
+
+ ``aw-bits=val`` (val between 32 and 64, default depends on machine)
+ This decides the address width of IOVA address space. With
+ q35 it defaults to 39 bits. On arm virt it defaults to 48 bits.
+
ERST
DEF("name", HAS_ARG, QEMU_OPTION_name,
--
2.41.0
next prev parent reply other threads:[~2024-02-13 18:31 UTC|newest]
Thread overview: 6+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-02-13 18:28 [PATCH v4 0/4] VIRTIO-IOMMU: Introduce an aw-bits option Eric Auger
2024-02-13 18:28 ` [PATCH v4 1/4] virtio-iommu: Add an option to define the input range width Eric Auger
2024-02-13 18:28 ` [PATCH v4 2/4] virtio-iommu: Trace domain range limits as unsigned int Eric Auger
2024-02-13 18:28 ` [PATCH v4 3/4] hw: Set virtio-iommu aw-bits default value on pc_q35 and arm virt Eric Auger
2024-02-13 18:28 ` Eric Auger [this message]
2024-02-14 7:47 ` [PATCH v4 4/4] qemu-options.hx: Add an entry for virtio-iommu-pci and document aw-bits Cédric Le Goater
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20240213182933.825268-5-eric.auger@redhat.com \
--to=eric.auger@redhat.com \
--cc=alex.williamson@redhat.com \
--cc=clg@redhat.com \
--cc=eric.auger.pro@gmail.com \
--cc=jasowang@redhat.com \
--cc=jean-philippe@linaro.org \
--cc=mst@redhat.com \
--cc=peter.maydell@linaro.org \
--cc=qemu-arm@nongnu.org \
--cc=qemu-devel@nongnu.org \
--cc=yanghliu@redhat.com \
--cc=zhenzhong.duan@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).