From: Jinjie Ruan via <qemu-devel@nongnu.org>
To: <peter.maydell@linaro.org>, <eduardo@habkost.net>,
<marcel.apfelbaum@gmail.com>, <philmd@linaro.org>,
<wangyanan55@huawei.com>, <qemu-devel@nongnu.org>,
<qemu-arm@nongnu.org>
Cc: <ruanjinjie@huawei.com>
Subject: [RFC PATCH 0/3] target/arm: Implement FEAT_NMI and FEAT_GICv3_NMI
Date: Tue, 20 Feb 2024 12:17:49 +0000 [thread overview]
Message-ID: <20240220121752.490665-1-ruanjinjie@huawei.com> (raw)
This patch set implements FEAT_NMI and FEAT_GICv3_NMI for armv8. These
introduce support for a new category of interrupts in the architecture
which we can use to provide NMI like functionality.
There are two modes for using this FEAT_NMI. When PSTATE.ALLINT or
PSTATE.SP & SCTLR_ELx.SCTLR_SPINTMASK is set, any entry to ELx causes all
interrupts including those with superpriority to be masked on entry to ELn
until the mask is explicitly removed by software or hardware. PSTATE.ALLINT
can be managed by software using the new register control ALLINT.ALLINT.
Independent controls are provided for this feature at each EL, usage at EL1
should not disrupt EL2 or EL3.
I have tested it with the following linux patches which try to support
FEAT_NMI in linux kernel:
>-------https://lore.kernel.org/linux-arm-kernel/Y4sH5qX5bK9xfEBp@lpieralisi/T/#mb4ba4a2c045bf72c10c2202c1dd1b82d3240dc88
In the test, SGI, PPI and SPI interrupts can all be set to have super priority
to be converted to a hardware NMI interrupt. The SGI is tested with kernel
IPI as NMI framework, and the PPI interrupt is tested with "perf top" command
with hardware NMI enabled, and the PPI interrupt is tested with a custom
test module, in which NMI interrupts can be received and transmitted normally.
Jinjie Ruan (3):
target/arm: Implement FEAT_NMI to support Non-maskable Interrupt
target/arm: Add NMI exception and handle PSTATE.ALLINT on taking an
exception
hw/intc/arm_gicv3: Implement FEAT_GICv3_NMI feature to support
FEAT_NMI
hw/arm/virt.c | 2 +
hw/intc/arm_gicv3.c | 61 ++++++++++++++++++++++++++----
hw/intc/arm_gicv3_common.c | 4 ++
hw/intc/arm_gicv3_cpuif.c | 57 ++++++++++++++++++++++++++--
hw/intc/arm_gicv3_dist.c | 39 +++++++++++++++++++
hw/intc/arm_gicv3_redist.c | 23 +++++++++++
hw/intc/gicv3_internal.h | 5 +++
include/hw/core/cpu.h | 1 +
include/hw/intc/arm_gic_common.h | 1 +
include/hw/intc/arm_gicv3_common.h | 6 +++
target/arm/cpu-features.h | 5 +++
target/arm/cpu-qom.h | 1 +
target/arm/cpu.c | 43 ++++++++++++++++++---
target/arm/cpu.h | 12 +++++-
target/arm/cpu64.c | 31 +++++++++++++++
target/arm/helper.c | 58 ++++++++++++++++++++++++++++
target/arm/internals.h | 4 ++
target/arm/tcg/a64.decode | 1 +
target/arm/tcg/cpu64.c | 11 ++++++
target/arm/tcg/helper-a64.c | 25 ++++++++++++
target/arm/tcg/helper-a64.h | 1 +
target/arm/tcg/translate-a64.c | 10 +++++
22 files changed, 383 insertions(+), 18 deletions(-)
--
2.34.1
next reply other threads:[~2024-02-20 14:14 UTC|newest]
Thread overview: 6+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-02-20 12:17 Jinjie Ruan via [this message]
2024-02-20 12:17 ` [RFC PATCH 1/3] target/arm: Implement FEAT_NMI to support Non-maskable Interrupt Jinjie Ruan via
2024-02-20 12:31 ` Peter Maydell
2024-02-20 12:49 ` Jinjie Ruan via
2024-02-20 12:17 ` [RFC PATCH 2/3] target/arm: Add NMI exception and handle PSTATE.ALLINT on taking an exception Jinjie Ruan via
2024-02-20 12:17 ` [RFC PATCH 3/3] hw/intc/arm_gicv3: Implement FEAT_GICv3_NMI feature to support FEAT_NMI Jinjie Ruan via
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20240220121752.490665-1-ruanjinjie@huawei.com \
--to=qemu-devel@nongnu.org \
--cc=eduardo@habkost.net \
--cc=marcel.apfelbaum@gmail.com \
--cc=peter.maydell@linaro.org \
--cc=philmd@linaro.org \
--cc=qemu-arm@nongnu.org \
--cc=ruanjinjie@huawei.com \
--cc=wangyanan55@huawei.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).