From: Rayhan Faizel <rayhan.faizel@gmail.com>
To: qemu-devel@nongnu.org
Cc: peter.maydell@linaro.org, philmd@linaro.org, pbonzini@redhat.com,
qemu-arm@nongnu.org, Rayhan Faizel <rayhan.faizel@gmail.com>
Subject: [PATCH v4 2/3] hw/arm: Connect BSC to BCM2835 board as I2C0, I2C1 and I2C2
Date: Sun, 25 Feb 2024 00:32:44 +0530 [thread overview]
Message-ID: <20240224190245.2405016-3-rayhan.faizel@gmail.com> (raw)
In-Reply-To: <20240224190245.2405016-1-rayhan.faizel@gmail.com>
BCM2835 has three I2C controllers. All of them share the same interrupt line.
Signed-off-by: Rayhan Faizel <rayhan.faizel@gmail.com>
---
hw/arm/Kconfig | 1 +
hw/arm/bcm2835_peripherals.c | 45 ++++++++++++++++++++++++++--
include/hw/arm/bcm2835_peripherals.h | 4 ++-
3 files changed, 46 insertions(+), 4 deletions(-)
diff --git a/hw/arm/Kconfig b/hw/arm/Kconfig
index 980b14d58d..2b52cec980 100644
--- a/hw/arm/Kconfig
+++ b/hw/arm/Kconfig
@@ -430,6 +430,7 @@ config RASPI
select SDHCI
select USB_DWC2
select BCM2835_SPI
+ select BCM2835_I2C
config STM32F100_SOC
bool
diff --git a/hw/arm/bcm2835_peripherals.c b/hw/arm/bcm2835_peripherals.c
index d5573fd954..9642df22cf 100644
--- a/hw/arm/bcm2835_peripherals.c
+++ b/hw/arm/bcm2835_peripherals.c
@@ -30,6 +30,9 @@
#define SEPARATE_DMA_IRQ_MAX 10
#define ORGATED_DMA_IRQ_COUNT 4
+/* All three I2C controllers share the same IRQ */
+#define ORGATED_I2C_IRQ_COUNT 3
+
static void create_unimp(BCM2835PeripheralState *ps,
UnimplementedDeviceState *uds,
const char *name, hwaddr ofs, hwaddr size)
@@ -148,6 +151,19 @@ static void bcm2835_peripherals_init(Object *obj)
/* SPI */
object_initialize_child(obj, "bcm2835-spi0", &s->spi[0],
TYPE_BCM2835_SPI);
+
+ /* I2C */
+ object_initialize_child(obj, "bcm2835-i2c0", &s->i2c[0],
+ TYPE_BCM2835_I2C);
+ object_initialize_child(obj, "bcm2835-i2c1", &s->i2c[1],
+ TYPE_BCM2835_I2C);
+ object_initialize_child(obj, "bcm2835-i2c2", &s->i2c[2],
+ TYPE_BCM2835_I2C);
+
+ object_initialize_child(obj, "orgated-i2c-irq",
+ &s->orgated_i2c_irq, TYPE_OR_IRQ);
+ object_property_set_int(OBJECT(&s->orgated_i2c_irq), "num-lines",
+ ORGATED_I2C_IRQ_COUNT, &error_abort);
}
static void bcm2835_peripherals_realize(DeviceState *dev, Error **errp)
@@ -418,14 +434,37 @@ static void bcm2835_peripherals_realize(DeviceState *dev, Error **errp)
BCM2835_IC_GPU_IRQ,
INTERRUPT_SPI));
+ /* I2C */
+ for (n = 0; n < 3; n++) {
+ if (!sysbus_realize(SYS_BUS_DEVICE(&s->i2c[n]), errp)) {
+ return;
+ }
+ }
+
+ memory_region_add_subregion(&s->peri_mr, BSC0_OFFSET,
+ sysbus_mmio_get_region(SYS_BUS_DEVICE(&s->i2c[0]), 0));
+ memory_region_add_subregion(&s->peri_mr, BSC1_OFFSET,
+ sysbus_mmio_get_region(SYS_BUS_DEVICE(&s->i2c[1]), 0));
+ memory_region_add_subregion(&s->peri_mr, BSC2_OFFSET,
+ sysbus_mmio_get_region(SYS_BUS_DEVICE(&s->i2c[2]), 0));
+
+ if (!qdev_realize(DEVICE(&s->orgated_i2c_irq), NULL, errp)) {
+ return;
+ }
+ for (n = 0; n < ORGATED_I2C_IRQ_COUNT; n++) {
+ sysbus_connect_irq(SYS_BUS_DEVICE(&s->i2c[n]), 0,
+ qdev_get_gpio_in(DEVICE(&s->orgated_i2c_irq), n));
+ }
+ qdev_connect_gpio_out(DEVICE(&s->orgated_i2c_irq), 0,
+ qdev_get_gpio_in_named(DEVICE(&s->ic),
+ BCM2835_IC_GPU_IRQ,
+ INTERRUPT_I2C));
+
create_unimp(s, &s->txp, "bcm2835-txp", TXP_OFFSET, 0x1000);
create_unimp(s, &s->armtmr, "bcm2835-sp804", ARMCTRL_TIMER0_1_OFFSET, 0x40);
create_unimp(s, &s->i2s, "bcm2835-i2s", I2S_OFFSET, 0x100);
create_unimp(s, &s->smi, "bcm2835-smi", SMI_OFFSET, 0x100);
create_unimp(s, &s->bscsl, "bcm2835-spis", BSC_SL_OFFSET, 0x100);
- create_unimp(s, &s->i2c[0], "bcm2835-i2c0", BSC0_OFFSET, 0x20);
- create_unimp(s, &s->i2c[1], "bcm2835-i2c1", BSC1_OFFSET, 0x20);
- create_unimp(s, &s->i2c[2], "bcm2835-i2c2", BSC2_OFFSET, 0x20);
create_unimp(s, &s->otp, "bcm2835-otp", OTP_OFFSET, 0x80);
create_unimp(s, &s->dbus, "bcm2835-dbus", DBUS_OFFSET, 0x8000);
create_unimp(s, &s->ave0, "bcm2835-ave0", AVE0_OFFSET, 0x8000);
diff --git a/include/hw/arm/bcm2835_peripherals.h b/include/hw/arm/bcm2835_peripherals.h
index 0203bb79d8..09a3c06533 100644
--- a/include/hw/arm/bcm2835_peripherals.h
+++ b/include/hw/arm/bcm2835_peripherals.h
@@ -32,6 +32,7 @@
#include "hw/timer/bcm2835_systmr.h"
#include "hw/usb/hcd-dwc2.h"
#include "hw/ssi/bcm2835_spi.h"
+#include "hw/i2c/bcm2835_i2c.h"
#include "hw/misc/unimp.h"
#include "qom/object.h"
@@ -68,7 +69,8 @@ struct BCM2835PeripheralState {
Bcm2835ThermalState thermal;
UnimplementedDeviceState i2s;
BCM2835SPIState spi[1];
- UnimplementedDeviceState i2c[3];
+ BCM2835I2CState i2c[3];
+ OrIRQState orgated_i2c_irq;
UnimplementedDeviceState otp;
UnimplementedDeviceState dbus;
UnimplementedDeviceState ave0;
--
2.34.1
next prev parent reply other threads:[~2024-02-24 20:24 UTC|newest]
Thread overview: 4+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-02-24 19:02 [PATCH v4 0/3] Add support for I2C in BCM2835 boards Rayhan Faizel
2024-02-24 19:02 ` [PATCH v4 1/3] hw/i2c: Implement Broadcom Serial Controller (BSC) Rayhan Faizel
2024-02-24 19:02 ` Rayhan Faizel [this message]
2024-02-24 19:02 ` [PATCH v4 3/3] tests/qtest: Add testcase for BCM2835 BSC Rayhan Faizel
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20240224190245.2405016-3-rayhan.faizel@gmail.com \
--to=rayhan.faizel@gmail.com \
--cc=pbonzini@redhat.com \
--cc=peter.maydell@linaro.org \
--cc=philmd@linaro.org \
--cc=qemu-arm@nongnu.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).