* [PULL 0/2] Misc HW patches for 2024-04-15
@ 2024-04-15 14:55 Philippe Mathieu-Daudé
2024-04-15 14:55 ` [PULL 1/2] hw/isa/vt82c686: Keep track of PIRQ/PINT pins separately Philippe Mathieu-Daudé
` (2 more replies)
0 siblings, 3 replies; 4+ messages in thread
From: Philippe Mathieu-Daudé @ 2024-04-15 14:55 UTC (permalink / raw)
To: qemu-devel; +Cc: qemu-ppc, Philippe =?unknown-8bit?q?Mathieu-Daud=C3=A9?=
The following changes since commit 824ebb92c39920a65b34a93d1bd462baf0d2d174:
Merge tag 'pull-sp-20240412' of https://gitlab.com/rth7680/qemu into staging (2024-04-13 09:43:46 +0100)
are available in the Git repository at:
https://github.com/philmd/qemu.git tags/hw-misc-20240415
for you to fetch changes up to 6e4aceba2079e3df42edc89d44f4ee02343bb09e:
hw/pci-host/ppc440_pcix: Do not expose a bridge device on PCI bus (2024-04-15 13:07:15 +0200)
----------------------------------------------------------------
Misc HW patch queue
Fixes for hardware used by machines running AmigaOS.
----------------------------------------------------------------
BALATON Zoltan (2):
hw/isa/vt82c686: Keep track of PIRQ/PINT pins separately
hw/pci-host/ppc440_pcix: Do not expose a bridge device on PCI bus
hw/isa/vt82c686.c | 3 ++-
hw/pci-host/ppc440_pcix.c | 11 ++++-------
2 files changed, 6 insertions(+), 8 deletions(-)
--
2.41.0
^ permalink raw reply [flat|nested] 4+ messages in thread
* [PULL 1/2] hw/isa/vt82c686: Keep track of PIRQ/PINT pins separately
2024-04-15 14:55 [PULL 0/2] Misc HW patches for 2024-04-15 Philippe Mathieu-Daudé
@ 2024-04-15 14:55 ` Philippe Mathieu-Daudé
2024-04-15 14:55 ` [PULL 2/2] hw/pci-host/ppc440_pcix: Do not expose a bridge device on PCI bus Philippe Mathieu-Daudé
2024-04-16 10:41 ` [PULL 0/2] Misc HW patches for 2024-04-15 Peter Maydell
2 siblings, 0 replies; 4+ messages in thread
From: Philippe Mathieu-Daudé @ 2024-04-15 14:55 UTC (permalink / raw)
To: qemu-devel
Cc: qemu-ppc, BALATON Zoltan, qemu-stable,
Philippe Mathieu-Daudé, Jiaxun Yang
From: BALATON Zoltan <balaton@eik.bme.hu>
Move calculation of mask after the switch which sets the function
number for PIRQ/PINT pins to make sure the state of these pins are
kept track of separately and IRQ is raised if any of them is active.
Cc: qemu-stable@nongnu.org
Fixes: 7e01bd80c1 hw/isa/vt82c686: Bring back via_isa_set_irq()
Signed-off-by: BALATON Zoltan <balaton@eik.bme.hu>
Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org>
Message-ID: <20240410222543.0EA534E6005@zero.eik.bme.hu>
Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org>
---
hw/isa/vt82c686.c | 3 ++-
1 file changed, 2 insertions(+), 1 deletion(-)
diff --git a/hw/isa/vt82c686.c b/hw/isa/vt82c686.c
index aa91942745..8582ac0322 100644
--- a/hw/isa/vt82c686.c
+++ b/hw/isa/vt82c686.c
@@ -658,7 +658,7 @@ void via_isa_set_irq(PCIDevice *d, int pin, int level)
ViaISAState *s = VIA_ISA(pci_get_function_0(d));
uint8_t irq = d->config[PCI_INTERRUPT_LINE], max_irq = 15;
int f = PCI_FUNC(d->devfn);
- uint16_t mask = BIT(f);
+ uint16_t mask;
switch (f) {
case 0: /* PIRQ/PINT inputs */
@@ -673,6 +673,7 @@ void via_isa_set_irq(PCIDevice *d, int pin, int level)
}
/* Keep track of the state of all sources */
+ mask = BIT(f);
if (level) {
s->irq_state[0] |= mask;
} else {
--
2.41.0
^ permalink raw reply related [flat|nested] 4+ messages in thread
* [PULL 2/2] hw/pci-host/ppc440_pcix: Do not expose a bridge device on PCI bus
2024-04-15 14:55 [PULL 0/2] Misc HW patches for 2024-04-15 Philippe Mathieu-Daudé
2024-04-15 14:55 ` [PULL 1/2] hw/isa/vt82c686: Keep track of PIRQ/PINT pins separately Philippe Mathieu-Daudé
@ 2024-04-15 14:55 ` Philippe Mathieu-Daudé
2024-04-16 10:41 ` [PULL 0/2] Misc HW patches for 2024-04-15 Peter Maydell
2 siblings, 0 replies; 4+ messages in thread
From: Philippe Mathieu-Daudé @ 2024-04-15 14:55 UTC (permalink / raw)
To: qemu-devel
Cc: qemu-ppc, BALATON Zoltan, qemu-stable,
Philippe Mathieu-Daudé
From: BALATON Zoltan <balaton@eik.bme.hu>
Real 460EX SoC apparently does not expose a bridge device and having
it appear on PCI bus confuses an AmigaOS file system driver that uses
this to detect which machine it is running on.
Cc: qemu-stable@nongnu.org
Signed-off-by: BALATON Zoltan <balaton@eik.bme.hu>
Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org>
Message-ID: <20240411192443.B4D644E6026@zero.eik.bme.hu>
Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org>
---
hw/pci-host/ppc440_pcix.c | 11 ++++-------
1 file changed, 4 insertions(+), 7 deletions(-)
diff --git a/hw/pci-host/ppc440_pcix.c b/hw/pci-host/ppc440_pcix.c
index 1926ae2a27..ef212d99aa 100644
--- a/hw/pci-host/ppc440_pcix.c
+++ b/hw/pci-host/ppc440_pcix.c
@@ -52,7 +52,7 @@ OBJECT_DECLARE_SIMPLE_TYPE(PPC440PCIXState, PPC440_PCIX_HOST)
struct PPC440PCIXState {
PCIHostState parent_obj;
- PCIDevice *dev;
+ uint8_t config[PCI_CONFIG_SPACE_SIZE];
struct PLBOutMap pom[PPC440_PCIX_NR_POMS];
struct PLBInMap pim[PPC440_PCIX_NR_PIMS];
uint32_t sts;
@@ -171,7 +171,7 @@ static void ppc440_pcix_reg_write4(void *opaque, hwaddr addr,
trace_ppc440_pcix_reg_write(addr, val, size);
switch (addr) {
case PCI_VENDOR_ID ... PCI_MAX_LAT:
- stl_le_p(s->dev->config + addr, val);
+ stl_le_p(s->config + addr, val);
break;
case PCIX0_POM0LAL:
@@ -302,7 +302,7 @@ static uint64_t ppc440_pcix_reg_read4(void *opaque, hwaddr addr,
switch (addr) {
case PCI_VENDOR_ID ... PCI_MAX_LAT:
- val = ldl_le_p(s->dev->config + addr);
+ val = ldl_le_p(s->config + addr);
break;
case PCIX0_POM0LAL:
@@ -498,10 +498,7 @@ static void ppc440_pcix_realize(DeviceState *dev, Error **errp)
memory_region_init(&s->iomem, OBJECT(dev), "pci-io", 64 * KiB);
h->bus = pci_register_root_bus(dev, NULL, ppc440_pcix_set_irq,
ppc440_pcix_map_irq, &s->irq, &s->busmem, &s->iomem,
- PCI_DEVFN(0, 0), 1, TYPE_PCI_BUS);
-
- s->dev = pci_create_simple(h->bus, PCI_DEVFN(0, 0),
- TYPE_PPC4xx_HOST_BRIDGE);
+ PCI_DEVFN(1, 0), 1, TYPE_PCI_BUS);
memory_region_init(&s->bm, OBJECT(s), "bm-ppc440-pcix", UINT64_MAX);
memory_region_add_subregion(&s->bm, 0x0, &s->busmem);
--
2.41.0
^ permalink raw reply related [flat|nested] 4+ messages in thread
* Re: [PULL 0/2] Misc HW patches for 2024-04-15
2024-04-15 14:55 [PULL 0/2] Misc HW patches for 2024-04-15 Philippe Mathieu-Daudé
2024-04-15 14:55 ` [PULL 1/2] hw/isa/vt82c686: Keep track of PIRQ/PINT pins separately Philippe Mathieu-Daudé
2024-04-15 14:55 ` [PULL 2/2] hw/pci-host/ppc440_pcix: Do not expose a bridge device on PCI bus Philippe Mathieu-Daudé
@ 2024-04-16 10:41 ` Peter Maydell
2 siblings, 0 replies; 4+ messages in thread
From: Peter Maydell @ 2024-04-16 10:41 UTC (permalink / raw)
To: Philippe Mathieu-Daudé; +Cc: qemu-devel, qemu-ppc
On Mon, 15 Apr 2024 at 15:56, Philippe Mathieu-Daudé <philmd@linaro.org> wrote:
>
> The following changes since commit 824ebb92c39920a65b34a93d1bd462baf0d2d174:
>
> Merge tag 'pull-sp-20240412' of https://gitlab.com/rth7680/qemu into staging (2024-04-13 09:43:46 +0100)
>
> are available in the Git repository at:
>
> https://github.com/philmd/qemu.git tags/hw-misc-20240415
>
> for you to fetch changes up to 6e4aceba2079e3df42edc89d44f4ee02343bb09e:
>
> hw/pci-host/ppc440_pcix: Do not expose a bridge device on PCI bus (2024-04-15 13:07:15 +0200)
>
> ----------------------------------------------------------------
> Misc HW patch queue
>
> Fixes for hardware used by machines running AmigaOS.
>
> ----------------------------------------------------------------
Applied, thanks.
Please update the changelog at https://wiki.qemu.org/ChangeLog/9.0
for any user-visible changes.
-- PMM
^ permalink raw reply [flat|nested] 4+ messages in thread
end of thread, other threads:[~2024-04-16 10:43 UTC | newest]
Thread overview: 4+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2024-04-15 14:55 [PULL 0/2] Misc HW patches for 2024-04-15 Philippe Mathieu-Daudé
2024-04-15 14:55 ` [PULL 1/2] hw/isa/vt82c686: Keep track of PIRQ/PINT pins separately Philippe Mathieu-Daudé
2024-04-15 14:55 ` [PULL 2/2] hw/pci-host/ppc440_pcix: Do not expose a bridge device on PCI bus Philippe Mathieu-Daudé
2024-04-16 10:41 ` [PULL 0/2] Misc HW patches for 2024-04-15 Peter Maydell
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).