From: Andrew Jones <ajones@ventanamicro.com>
To: "Wu, Fei2" <fei2.wu@intel.com>
Cc: pbonzini@redhat.com, palmer@dabbelt.com,
alistair.francis@wdc.com, bin.meng@windriver.com,
liwei1518@gmail.com, dbarboza@ventanamicro.com,
zhiwei_liu@linux.alibaba.com, qemu-devel@nongnu.org,
qemu-riscv@nongnu.org, andrei.warkentin@intel.com,
shaolin.xie@alibaba-inc.com, ved@rivosinc.com,
sunilvl@ventanamicro.com, haibo1.xu@intel.com,
evan.chai@intel.com, yin.wang@intel.com,
tech-server-platform@lists.riscv.org,
tech-server-soc@lists.riscv.org, atishp@rivosinc.com,
conor@kernel.org, heinrich.schuchardt@canonical.com,
marcin.juszkiewicz@linaro.org
Subject: Re: [RISC-V][tech-server-soc] [RFC v2 1/2] target/riscv: Add server platform reference cpu
Date: Mon, 20 May 2024 16:00:16 +0200 [thread overview]
Message-ID: <20240520-ecc94488050a20d80f9c790e@orel> (raw)
In-Reply-To: <20240312135222.3187945-2-fei2.wu@intel.com>
On Tue, Mar 12, 2024 at 09:52:20PM GMT, Wu, Fei2 wrote:
> The harts requirements of RISC-V server platform [1] require RVA23 ISA
> profile support, plus Sv48, Svadu, H, Sscofmpf etc. This patch provides
> a virt CPU type (rvsp-ref) as compliant as possible.
We should add the RVA23 profile cpu type first, and then base a reference
cpu type on that. But, I guess we should version the reference type, since
we shouldn't expect the reference type to be bound to only RVA23 forever.
Thanks,
drew
next prev parent reply other threads:[~2024-05-20 14:00 UTC|newest]
Thread overview: 15+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-03-12 13:52 [RFC v2 0/2] Add RISC-V Server Platform Reference Board Fei Wu
2024-03-12 13:52 ` [RFC v2 1/2] target/riscv: Add server platform reference cpu Fei Wu
2024-05-20 14:00 ` Andrew Jones [this message]
2024-03-12 13:52 ` [RFC v2 2/2] hw/riscv: Add server platform reference machine Fei Wu
2024-03-22 4:55 ` Alistair Francis
2024-03-22 7:14 ` Marcin Juszkiewicz
2024-03-22 8:50 ` Heinrich Schuchardt
2024-03-22 9:20 ` Marcin Juszkiewicz
2024-03-22 19:10 ` Atish Kumar Patra
2024-03-22 19:14 ` Atish Kumar Patra
2024-03-25 10:06 ` Wu, Fei
2024-05-20 15:56 ` Andrew Jones
2024-05-21 1:10 ` [RISC-V][tech-server-soc] " Xu, Haibo1
2024-11-26 11:14 ` [RFC v2 0/2] Add RISC-V Server Platform Reference Board Daniel Henrique Barboza
2024-12-09 20:20 ` Daniel Henrique Barboza
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20240520-ecc94488050a20d80f9c790e@orel \
--to=ajones@ventanamicro.com \
--cc=alistair.francis@wdc.com \
--cc=andrei.warkentin@intel.com \
--cc=atishp@rivosinc.com \
--cc=bin.meng@windriver.com \
--cc=conor@kernel.org \
--cc=dbarboza@ventanamicro.com \
--cc=evan.chai@intel.com \
--cc=fei2.wu@intel.com \
--cc=haibo1.xu@intel.com \
--cc=heinrich.schuchardt@canonical.com \
--cc=liwei1518@gmail.com \
--cc=marcin.juszkiewicz@linaro.org \
--cc=palmer@dabbelt.com \
--cc=pbonzini@redhat.com \
--cc=qemu-devel@nongnu.org \
--cc=qemu-riscv@nongnu.org \
--cc=shaolin.xie@alibaba-inc.com \
--cc=sunilvl@ventanamicro.com \
--cc=tech-server-platform@lists.riscv.org \
--cc=tech-server-soc@lists.riscv.org \
--cc=ved@rivosinc.com \
--cc=yin.wang@intel.com \
--cc=zhiwei_liu@linux.alibaba.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).