* [PATCH 0/4] target/riscv: Implement May-Be-Operations(zimop) extension
@ 2024-05-22 6:29 LIU Zhiwei
2024-05-22 6:29 ` [PATCH 1/4] target/riscv: Add zimop extension LIU Zhiwei
` (3 more replies)
0 siblings, 4 replies; 12+ messages in thread
From: LIU Zhiwei @ 2024-05-22 6:29 UTC (permalink / raw)
To: qemu-devel
Cc: qemu-riscv, palmer, Alistair.Francis, dbarboza, bmeng.cn,
iwei1518, zhiwei_liu
The may be operation means that it has an initial behavior which can be redefined
by later extensions to perform some other action.
The May-Be-Operations includes two extension: zimop and zcmop. Zimop has 40
instructions, whose initial behavior is writing zero to the destination register.
Zcmop, which requires the Zca extension, has 8 instructions whose initial
behavior is reading the source register.
The more details on this specifcation is here:
https://github.com/riscv/riscv-isa-manual/blob/main/src/zimop.adoc
LIU Zhiwei (4):
target/riscv: Add zimop extension
disas/riscv: Support zimop disassemble
target/riscv: Add zcmop extension
disas/riscv: Support zcmop disassemble
disas/riscv.c | 123 ++++++++++++++++++++
target/riscv/cpu.c | 4 +
target/riscv/cpu_cfg.h | 2 +
target/riscv/insn16.decode | 1 +
target/riscv/insn32.decode | 11 ++
target/riscv/insn_trans/trans_rvzcmop.c.inc | 29 +++++
target/riscv/insn_trans/trans_rvzimop.c.inc | 37 ++++++
target/riscv/tcg/tcg-cpu.c | 5 +
target/riscv/translate.c | 2 +
9 files changed, 214 insertions(+)
create mode 100644 target/riscv/insn_trans/trans_rvzcmop.c.inc
create mode 100644 target/riscv/insn_trans/trans_rvzimop.c.inc
--
2.25.1
^ permalink raw reply [flat|nested] 12+ messages in thread* [PATCH 1/4] target/riscv: Add zimop extension 2024-05-22 6:29 [PATCH 0/4] target/riscv: Implement May-Be-Operations(zimop) extension LIU Zhiwei @ 2024-05-22 6:29 ` LIU Zhiwei 2024-05-24 9:46 ` Daniel Henrique Barboza 2024-06-04 2:19 ` Alistair Francis 2024-05-22 6:29 ` [PATCH 2/4] disas/riscv: Support zimop disassemble LIU Zhiwei ` (2 subsequent siblings) 3 siblings, 2 replies; 12+ messages in thread From: LIU Zhiwei @ 2024-05-22 6:29 UTC (permalink / raw) To: qemu-devel Cc: qemu-riscv, palmer, Alistair.Francis, dbarboza, bmeng.cn, iwei1518, zhiwei_liu Zimop extension defines an encoding space for 40 MOPs.The Zimop extension defines 32 MOP instructions named MOP.R.n, where n is an integer between 0 and 31, inclusive. The Zimop extension additionally defines 8 MOP instructions named MOP.RR.n, where n is an integer between 0 and 7. These 40 MOPs initially are defined to simply write zero to x[rd], but are designed to be redefined by later extensions to perform some other action. Signed-off-by: LIU Zhiwei <zhiwei_liu@linux.alibaba.com> --- target/riscv/cpu.c | 2 ++ target/riscv/cpu_cfg.h | 1 + target/riscv/insn32.decode | 11 ++++++ target/riscv/insn_trans/trans_rvzimop.c.inc | 37 +++++++++++++++++++++ target/riscv/translate.c | 1 + 5 files changed, 52 insertions(+) create mode 100644 target/riscv/insn_trans/trans_rvzimop.c.inc diff --git a/target/riscv/cpu.c b/target/riscv/cpu.c index eb1a2e7d6d..c1ac521142 100644 --- a/target/riscv/cpu.c +++ b/target/riscv/cpu.c @@ -175,6 +175,7 @@ const RISCVIsaExtData isa_edata_arr[] = { ISA_EXT_DATA_ENTRY(zvkt, PRIV_VERSION_1_12_0, ext_zvkt), ISA_EXT_DATA_ENTRY(zhinx, PRIV_VERSION_1_12_0, ext_zhinx), ISA_EXT_DATA_ENTRY(zhinxmin, PRIV_VERSION_1_12_0, ext_zhinxmin), + ISA_EXT_DATA_ENTRY(zimop, PRIV_VERSION_1_12_0, ext_zimop), ISA_EXT_DATA_ENTRY(smaia, PRIV_VERSION_1_12_0, ext_smaia), ISA_EXT_DATA_ENTRY(smepmp, PRIV_VERSION_1_12_0, ext_smepmp), ISA_EXT_DATA_ENTRY(smstateen, PRIV_VERSION_1_12_0, ext_smstateen), @@ -1463,6 +1464,7 @@ const RISCVCPUMultiExtConfig riscv_cpu_extensions[] = { MULTI_EXT_CFG_BOOL("zicsr", ext_zicsr, true), MULTI_EXT_CFG_BOOL("zihintntl", ext_zihintntl, true), MULTI_EXT_CFG_BOOL("zihintpause", ext_zihintpause, true), + MULTI_EXT_CFG_BOOL("zimop", ext_zimop, false), MULTI_EXT_CFG_BOOL("zacas", ext_zacas, false), MULTI_EXT_CFG_BOOL("zaamo", ext_zaamo, false), MULTI_EXT_CFG_BOOL("zalrsc", ext_zalrsc, false), diff --git a/target/riscv/cpu_cfg.h b/target/riscv/cpu_cfg.h index cb750154bd..b547fbba9d 100644 --- a/target/riscv/cpu_cfg.h +++ b/target/riscv/cpu_cfg.h @@ -71,6 +71,7 @@ struct RISCVCPUConfig { bool ext_zihintntl; bool ext_zihintpause; bool ext_zihpm; + bool ext_zimop; bool ext_ztso; bool ext_smstateen; bool ext_sstc; diff --git a/target/riscv/insn32.decode b/target/riscv/insn32.decode index f22df04cfd..972a1e8fd1 100644 --- a/target/riscv/insn32.decode +++ b/target/riscv/insn32.decode @@ -38,6 +38,8 @@ %imm_bs 30:2 !function=ex_shift_3 %imm_rnum 20:4 %imm_z6 26:1 15:5 +%imm_mop5 30:1 26:2 20:2 +%imm_mop3 30:1 26:2 # Argument sets: &empty @@ -56,6 +58,8 @@ &r2nfvm vm rd rs1 nf &rnfvm vm rd rs1 rs2 nf &k_aes shamt rs2 rs1 rd +&mop5 imm rd rs1 +&mop3 imm rd rs1 rs2 # Formats 32: @r ....... ..... ..... ... ..... ....... &r %rs2 %rs1 %rd @@ -98,6 +102,9 @@ @k_aes .. ..... ..... ..... ... ..... ....... &k_aes shamt=%imm_bs %rs2 %rs1 %rd @i_aes .. ..... ..... ..... ... ..... ....... &i imm=%imm_rnum %rs1 %rd +@mop5 . . .. .. .... .. ..... ... ..... ....... &mop5 imm=%imm_mop5 %rd %rs1 +@mop3 . . .. .. . ..... ..... ... ..... ....... &mop3 imm=%imm_mop3 %rd %rs1 %rs2 + # Formats 64: @sh5 ....... ..... ..... ... ..... ....... &shift shamt=%sh5 %rs1 %rd @@ -1010,3 +1017,7 @@ amocas_w 00101 . . ..... ..... 010 ..... 0101111 @atom_st amocas_d 00101 . . ..... ..... 011 ..... 0101111 @atom_st # *** RV64 Zacas Standard Extension *** amocas_q 00101 . . ..... ..... 100 ..... 0101111 @atom_st + +# *** Zimop may-be-operation extension *** +mop_r_n 1 . 00 .. 0111 .. ..... 100 ..... 0111011 @mop5 +mop_rr_n 1 . 00 .. 1 ..... ..... 100 ..... 0111011 @mop3 diff --git a/target/riscv/insn_trans/trans_rvzimop.c.inc b/target/riscv/insn_trans/trans_rvzimop.c.inc new file mode 100644 index 0000000000..165aacd2b6 --- /dev/null +++ b/target/riscv/insn_trans/trans_rvzimop.c.inc @@ -0,0 +1,37 @@ +/* + * RISC-V translation routines for May-Be-Operation(zimop). + * + * Copyright (c) 2024 Alibaba Group. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms and conditions of the GNU General Public License, + * version 2 or later, as published by the Free Software Foundation. + * + * This program is distributed in the hope it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * You should have received a copy of the GNU General Public License along with + * this program. If not, see <http://www.gnu.org/licenses/>. + */ + +#define REQUIRE_ZIMOP(ctx) do { \ + if (!ctx->cfg_ptr->ext_zimop) { \ + return false; \ + } \ +} while (0) + +static bool trans_mop_r_n(DisasContext *ctx, arg_mop_r_n *a) +{ + REQUIRE_ZIMOP(ctx); + gen_set_gpr(ctx, a->rd, ctx->zero); + return true; +} + +static bool trans_mop_rr_n(DisasContext *ctx, arg_mop_rr_n *a) +{ + REQUIRE_ZIMOP(ctx); + gen_set_gpr(ctx, a->rd, ctx->zero); + return true; +} diff --git a/target/riscv/translate.c b/target/riscv/translate.c index 2c27fd4ce1..77c6564834 100644 --- a/target/riscv/translate.c +++ b/target/riscv/translate.c @@ -1097,6 +1097,7 @@ static uint32_t opcode_at(DisasContextBase *dcbase, target_ulong pc) #include "insn_trans/trans_rvzacas.c.inc" #include "insn_trans/trans_rvzawrs.c.inc" #include "insn_trans/trans_rvzicbo.c.inc" +#include "insn_trans/trans_rvzimop.c.inc" #include "insn_trans/trans_rvzfa.c.inc" #include "insn_trans/trans_rvzfh.c.inc" #include "insn_trans/trans_rvk.c.inc" -- 2.25.1 ^ permalink raw reply related [flat|nested] 12+ messages in thread
* Re: [PATCH 1/4] target/riscv: Add zimop extension 2024-05-22 6:29 ` [PATCH 1/4] target/riscv: Add zimop extension LIU Zhiwei @ 2024-05-24 9:46 ` Daniel Henrique Barboza 2024-05-26 0:32 ` LIU Zhiwei 2024-06-04 2:19 ` Alistair Francis 1 sibling, 1 reply; 12+ messages in thread From: Daniel Henrique Barboza @ 2024-05-24 9:46 UTC (permalink / raw) To: LIU Zhiwei, qemu-devel Cc: qemu-riscv, palmer, Alistair.Francis, bmeng.cn, iwei1518 On 5/22/24 03:29, LIU Zhiwei wrote: > Zimop extension defines an encoding space for 40 MOPs.The Zimop > extension defines 32 MOP instructions named MOP.R.n, where n is > an integer between 0 and 31, inclusive. The Zimop extension > additionally defines 8 MOP instructions named MOP.RR.n, where n > is an integer between 0 and 7. > > These 40 MOPs initially are defined to simply write zero to x[rd], > but are designed to be redefined by later extensions to perform some > other action. > > Signed-off-by: LIU Zhiwei <zhiwei_liu@linux.alibaba.com> > --- > target/riscv/cpu.c | 2 ++ > target/riscv/cpu_cfg.h | 1 + > target/riscv/insn32.decode | 11 ++++++ > target/riscv/insn_trans/trans_rvzimop.c.inc | 37 +++++++++++++++++++++ > target/riscv/translate.c | 1 + > 5 files changed, 52 insertions(+) > create mode 100644 target/riscv/insn_trans/trans_rvzimop.c.inc > > diff --git a/target/riscv/cpu.c b/target/riscv/cpu.c > index eb1a2e7d6d..c1ac521142 100644 > --- a/target/riscv/cpu.c > +++ b/target/riscv/cpu.c > @@ -175,6 +175,7 @@ const RISCVIsaExtData isa_edata_arr[] = { > ISA_EXT_DATA_ENTRY(zvkt, PRIV_VERSION_1_12_0, ext_zvkt), > ISA_EXT_DATA_ENTRY(zhinx, PRIV_VERSION_1_12_0, ext_zhinx), > ISA_EXT_DATA_ENTRY(zhinxmin, PRIV_VERSION_1_12_0, ext_zhinxmin), > + ISA_EXT_DATA_ENTRY(zimop, PRIV_VERSION_1_12_0, ext_zimop), Shouldn't this be placed right after zihpm? ISA_EXT_DATA_ENTRY(zihintpause, PRIV_VERSION_1_10_0, ext_zihintpause), ISA_EXT_DATA_ENTRY(zihpm, PRIV_VERSION_1_12_0, ext_zihpm), > + ISA_EXT_DATA_ENTRY(zimop, PRIV_VERSION_1_12_0, ext_zimop), ISA_EXT_DATA_ENTRY(zmmul, PRIV_VERSION_1_12_0, ext_zmmul), Thanks, Daniel > ISA_EXT_DATA_ENTRY(smaia, PRIV_VERSION_1_12_0, ext_smaia), > ISA_EXT_DATA_ENTRY(smepmp, PRIV_VERSION_1_12_0, ext_smepmp), > ISA_EXT_DATA_ENTRY(smstateen, PRIV_VERSION_1_12_0, ext_smstateen), > @@ -1463,6 +1464,7 @@ const RISCVCPUMultiExtConfig riscv_cpu_extensions[] = { > MULTI_EXT_CFG_BOOL("zicsr", ext_zicsr, true), > MULTI_EXT_CFG_BOOL("zihintntl", ext_zihintntl, true), > MULTI_EXT_CFG_BOOL("zihintpause", ext_zihintpause, true), > + MULTI_EXT_CFG_BOOL("zimop", ext_zimop, false), > MULTI_EXT_CFG_BOOL("zacas", ext_zacas, false), > MULTI_EXT_CFG_BOOL("zaamo", ext_zaamo, false), > MULTI_EXT_CFG_BOOL("zalrsc", ext_zalrsc, false), > diff --git a/target/riscv/cpu_cfg.h b/target/riscv/cpu_cfg.h > index cb750154bd..b547fbba9d 100644 > --- a/target/riscv/cpu_cfg.h > +++ b/target/riscv/cpu_cfg.h > @@ -71,6 +71,7 @@ struct RISCVCPUConfig { > bool ext_zihintntl; > bool ext_zihintpause; > bool ext_zihpm; > + bool ext_zimop; > bool ext_ztso; > bool ext_smstateen; > bool ext_sstc; > diff --git a/target/riscv/insn32.decode b/target/riscv/insn32.decode > index f22df04cfd..972a1e8fd1 100644 > --- a/target/riscv/insn32.decode > +++ b/target/riscv/insn32.decode > @@ -38,6 +38,8 @@ > %imm_bs 30:2 !function=ex_shift_3 > %imm_rnum 20:4 > %imm_z6 26:1 15:5 > +%imm_mop5 30:1 26:2 20:2 > +%imm_mop3 30:1 26:2 > > # Argument sets: > &empty > @@ -56,6 +58,8 @@ > &r2nfvm vm rd rs1 nf > &rnfvm vm rd rs1 rs2 nf > &k_aes shamt rs2 rs1 rd > +&mop5 imm rd rs1 > +&mop3 imm rd rs1 rs2 > > # Formats 32: > @r ....... ..... ..... ... ..... ....... &r %rs2 %rs1 %rd > @@ -98,6 +102,9 @@ > @k_aes .. ..... ..... ..... ... ..... ....... &k_aes shamt=%imm_bs %rs2 %rs1 %rd > @i_aes .. ..... ..... ..... ... ..... ....... &i imm=%imm_rnum %rs1 %rd > > +@mop5 . . .. .. .... .. ..... ... ..... ....... &mop5 imm=%imm_mop5 %rd %rs1 > +@mop3 . . .. .. . ..... ..... ... ..... ....... &mop3 imm=%imm_mop3 %rd %rs1 %rs2 > + > # Formats 64: > @sh5 ....... ..... ..... ... ..... ....... &shift shamt=%sh5 %rs1 %rd > > @@ -1010,3 +1017,7 @@ amocas_w 00101 . . ..... ..... 010 ..... 0101111 @atom_st > amocas_d 00101 . . ..... ..... 011 ..... 0101111 @atom_st > # *** RV64 Zacas Standard Extension *** > amocas_q 00101 . . ..... ..... 100 ..... 0101111 @atom_st > + > +# *** Zimop may-be-operation extension *** > +mop_r_n 1 . 00 .. 0111 .. ..... 100 ..... 0111011 @mop5 > +mop_rr_n 1 . 00 .. 1 ..... ..... 100 ..... 0111011 @mop3 > diff --git a/target/riscv/insn_trans/trans_rvzimop.c.inc b/target/riscv/insn_trans/trans_rvzimop.c.inc > new file mode 100644 > index 0000000000..165aacd2b6 > --- /dev/null > +++ b/target/riscv/insn_trans/trans_rvzimop.c.inc > @@ -0,0 +1,37 @@ > +/* > + * RISC-V translation routines for May-Be-Operation(zimop). > + * > + * Copyright (c) 2024 Alibaba Group. > + * > + * This program is free software; you can redistribute it and/or modify it > + * under the terms and conditions of the GNU General Public License, > + * version 2 or later, as published by the Free Software Foundation. > + * > + * This program is distributed in the hope it will be useful, but WITHOUT > + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or > + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for > + * more details. > + * > + * You should have received a copy of the GNU General Public License along with > + * this program. If not, see <http://www.gnu.org/licenses/>. > + */ > + > +#define REQUIRE_ZIMOP(ctx) do { \ > + if (!ctx->cfg_ptr->ext_zimop) { \ > + return false; \ > + } \ > +} while (0) > + > +static bool trans_mop_r_n(DisasContext *ctx, arg_mop_r_n *a) > +{ > + REQUIRE_ZIMOP(ctx); > + gen_set_gpr(ctx, a->rd, ctx->zero); > + return true; > +} > + > +static bool trans_mop_rr_n(DisasContext *ctx, arg_mop_rr_n *a) > +{ > + REQUIRE_ZIMOP(ctx); > + gen_set_gpr(ctx, a->rd, ctx->zero); > + return true; > +} > diff --git a/target/riscv/translate.c b/target/riscv/translate.c > index 2c27fd4ce1..77c6564834 100644 > --- a/target/riscv/translate.c > +++ b/target/riscv/translate.c > @@ -1097,6 +1097,7 @@ static uint32_t opcode_at(DisasContextBase *dcbase, target_ulong pc) > #include "insn_trans/trans_rvzacas.c.inc" > #include "insn_trans/trans_rvzawrs.c.inc" > #include "insn_trans/trans_rvzicbo.c.inc" > +#include "insn_trans/trans_rvzimop.c.inc" > #include "insn_trans/trans_rvzfa.c.inc" > #include "insn_trans/trans_rvzfh.c.inc" > #include "insn_trans/trans_rvk.c.inc" ^ permalink raw reply [flat|nested] 12+ messages in thread
* Re: [PATCH 1/4] target/riscv: Add zimop extension 2024-05-24 9:46 ` Daniel Henrique Barboza @ 2024-05-26 0:32 ` LIU Zhiwei 0 siblings, 0 replies; 12+ messages in thread From: LIU Zhiwei @ 2024-05-26 0:32 UTC (permalink / raw) To: Daniel Henrique Barboza, qemu-devel Cc: qemu-riscv, palmer, Alistair.Francis, bmeng.cn, iwei1518 Hi Daniel, On 2024/5/24 17:46, Daniel Henrique Barboza wrote: > > > On 5/22/24 03:29, LIU Zhiwei wrote: >> Zimop extension defines an encoding space for 40 MOPs.The Zimop >> extension defines 32 MOP instructions named MOP.R.n, where n is >> an integer between 0 and 31, inclusive. The Zimop extension >> additionally defines 8 MOP instructions named MOP.RR.n, where n >> is an integer between 0 and 7. >> >> These 40 MOPs initially are defined to simply write zero to x[rd], >> but are designed to be redefined by later extensions to perform some >> other action. >> >> Signed-off-by: LIU Zhiwei <zhiwei_liu@linux.alibaba.com> >> --- >> target/riscv/cpu.c | 2 ++ >> target/riscv/cpu_cfg.h | 1 + >> target/riscv/insn32.decode | 11 ++++++ >> target/riscv/insn_trans/trans_rvzimop.c.inc | 37 +++++++++++++++++++++ >> target/riscv/translate.c | 1 + >> 5 files changed, 52 insertions(+) >> create mode 100644 target/riscv/insn_trans/trans_rvzimop.c.inc >> >> diff --git a/target/riscv/cpu.c b/target/riscv/cpu.c >> index eb1a2e7d6d..c1ac521142 100644 >> --- a/target/riscv/cpu.c >> +++ b/target/riscv/cpu.c >> @@ -175,6 +175,7 @@ const RISCVIsaExtData isa_edata_arr[] = { >> ISA_EXT_DATA_ENTRY(zvkt, PRIV_VERSION_1_12_0, ext_zvkt), >> ISA_EXT_DATA_ENTRY(zhinx, PRIV_VERSION_1_12_0, ext_zhinx), >> ISA_EXT_DATA_ENTRY(zhinxmin, PRIV_VERSION_1_12_0, ext_zhinxmin), >> + ISA_EXT_DATA_ENTRY(zimop, PRIV_VERSION_1_12_0, ext_zimop), > > Shouldn't this be placed right after zihpm? Yes. Thanks. I didn't notice the strict order between extensions. And will fix this and other similar comments in other patches. Zhiwei > > ISA_EXT_DATA_ENTRY(zihintpause, PRIV_VERSION_1_10_0, > ext_zihintpause), > ISA_EXT_DATA_ENTRY(zihpm, PRIV_VERSION_1_12_0, ext_zihpm), >> + ISA_EXT_DATA_ENTRY(zimop, PRIV_VERSION_1_12_0, ext_zimop), > ISA_EXT_DATA_ENTRY(zmmul, PRIV_VERSION_1_12_0, ext_zmmul), > > > Thanks, > > Daniel > > >> ISA_EXT_DATA_ENTRY(smaia, PRIV_VERSION_1_12_0, ext_smaia), >> ISA_EXT_DATA_ENTRY(smepmp, PRIV_VERSION_1_12_0, ext_smepmp), >> ISA_EXT_DATA_ENTRY(smstateen, PRIV_VERSION_1_12_0, ext_smstateen), >> @@ -1463,6 +1464,7 @@ const RISCVCPUMultiExtConfig >> riscv_cpu_extensions[] = { >> MULTI_EXT_CFG_BOOL("zicsr", ext_zicsr, true), >> MULTI_EXT_CFG_BOOL("zihintntl", ext_zihintntl, true), >> MULTI_EXT_CFG_BOOL("zihintpause", ext_zihintpause, true), >> + MULTI_EXT_CFG_BOOL("zimop", ext_zimop, false), >> MULTI_EXT_CFG_BOOL("zacas", ext_zacas, false), >> MULTI_EXT_CFG_BOOL("zaamo", ext_zaamo, false), >> MULTI_EXT_CFG_BOOL("zalrsc", ext_zalrsc, false), >> diff --git a/target/riscv/cpu_cfg.h b/target/riscv/cpu_cfg.h >> index cb750154bd..b547fbba9d 100644 >> --- a/target/riscv/cpu_cfg.h >> +++ b/target/riscv/cpu_cfg.h >> @@ -71,6 +71,7 @@ struct RISCVCPUConfig { >> bool ext_zihintntl; >> bool ext_zihintpause; >> bool ext_zihpm; >> + bool ext_zimop; >> bool ext_ztso; >> bool ext_smstateen; >> bool ext_sstc; >> diff --git a/target/riscv/insn32.decode b/target/riscv/insn32.decode >> index f22df04cfd..972a1e8fd1 100644 >> --- a/target/riscv/insn32.decode >> +++ b/target/riscv/insn32.decode >> @@ -38,6 +38,8 @@ >> %imm_bs 30:2 !function=ex_shift_3 >> %imm_rnum 20:4 >> %imm_z6 26:1 15:5 >> +%imm_mop5 30:1 26:2 20:2 >> +%imm_mop3 30:1 26:2 >> # Argument sets: >> &empty >> @@ -56,6 +58,8 @@ >> &r2nfvm vm rd rs1 nf >> &rnfvm vm rd rs1 rs2 nf >> &k_aes shamt rs2 rs1 rd >> +&mop5 imm rd rs1 >> +&mop3 imm rd rs1 rs2 >> # Formats 32: >> @r ....... ..... ..... ... ..... ....... &r >> %rs2 %rs1 %rd >> @@ -98,6 +102,9 @@ >> @k_aes .. ..... ..... ..... ... ..... ....... &k_aes >> shamt=%imm_bs %rs2 %rs1 %rd >> @i_aes .. ..... ..... ..... ... ..... ....... &i >> imm=%imm_rnum %rs1 %rd >> +@mop5 . . .. .. .... .. ..... ... ..... ....... &mop5 >> imm=%imm_mop5 %rd %rs1 >> +@mop3 . . .. .. . ..... ..... ... ..... ....... &mop3 imm=%imm_mop3 >> %rd %rs1 %rs2 >> + >> # Formats 64: >> @sh5 ....... ..... ..... ... ..... ....... &shift >> shamt=%sh5 %rs1 %rd >> @@ -1010,3 +1017,7 @@ amocas_w 00101 . . ..... ..... 010 ..... >> 0101111 @atom_st >> amocas_d 00101 . . ..... ..... 011 ..... 0101111 @atom_st >> # *** RV64 Zacas Standard Extension *** >> amocas_q 00101 . . ..... ..... 100 ..... 0101111 @atom_st >> + >> +# *** Zimop may-be-operation extension *** >> +mop_r_n 1 . 00 .. 0111 .. ..... 100 ..... 0111011 @mop5 >> +mop_rr_n 1 . 00 .. 1 ..... ..... 100 ..... 0111011 @mop3 >> diff --git a/target/riscv/insn_trans/trans_rvzimop.c.inc >> b/target/riscv/insn_trans/trans_rvzimop.c.inc >> new file mode 100644 >> index 0000000000..165aacd2b6 >> --- /dev/null >> +++ b/target/riscv/insn_trans/trans_rvzimop.c.inc >> @@ -0,0 +1,37 @@ >> +/* >> + * RISC-V translation routines for May-Be-Operation(zimop). >> + * >> + * Copyright (c) 2024 Alibaba Group. >> + * >> + * This program is free software; you can redistribute it and/or >> modify it >> + * under the terms and conditions of the GNU General Public License, >> + * version 2 or later, as published by the Free Software Foundation. >> + * >> + * This program is distributed in the hope it will be useful, but >> WITHOUT >> + * ANY WARRANTY; without even the implied warranty of >> MERCHANTABILITY or >> + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public >> License for >> + * more details. >> + * >> + * You should have received a copy of the GNU General Public License >> along with >> + * this program. If not, see <http://www.gnu.org/licenses/>. >> + */ >> + >> +#define REQUIRE_ZIMOP(ctx) do { \ >> + if (!ctx->cfg_ptr->ext_zimop) { \ >> + return false; \ >> + } \ >> +} while (0) >> + >> +static bool trans_mop_r_n(DisasContext *ctx, arg_mop_r_n *a) >> +{ >> + REQUIRE_ZIMOP(ctx); >> + gen_set_gpr(ctx, a->rd, ctx->zero); >> + return true; >> +} >> + >> +static bool trans_mop_rr_n(DisasContext *ctx, arg_mop_rr_n *a) >> +{ >> + REQUIRE_ZIMOP(ctx); >> + gen_set_gpr(ctx, a->rd, ctx->zero); >> + return true; >> +} >> diff --git a/target/riscv/translate.c b/target/riscv/translate.c >> index 2c27fd4ce1..77c6564834 100644 >> --- a/target/riscv/translate.c >> +++ b/target/riscv/translate.c >> @@ -1097,6 +1097,7 @@ static uint32_t opcode_at(DisasContextBase >> *dcbase, target_ulong pc) >> #include "insn_trans/trans_rvzacas.c.inc" >> #include "insn_trans/trans_rvzawrs.c.inc" >> #include "insn_trans/trans_rvzicbo.c.inc" >> +#include "insn_trans/trans_rvzimop.c.inc" >> #include "insn_trans/trans_rvzfa.c.inc" >> #include "insn_trans/trans_rvzfh.c.inc" >> #include "insn_trans/trans_rvk.c.inc" ^ permalink raw reply [flat|nested] 12+ messages in thread
* Re: [PATCH 1/4] target/riscv: Add zimop extension 2024-05-22 6:29 ` [PATCH 1/4] target/riscv: Add zimop extension LIU Zhiwei 2024-05-24 9:46 ` Daniel Henrique Barboza @ 2024-06-04 2:19 ` Alistair Francis 1 sibling, 0 replies; 12+ messages in thread From: Alistair Francis @ 2024-06-04 2:19 UTC (permalink / raw) To: LIU Zhiwei Cc: qemu-devel, qemu-riscv, palmer, Alistair.Francis, dbarboza, bmeng.cn, iwei1518 On Wed, May 22, 2024 at 4:32 PM LIU Zhiwei <zhiwei_liu@linux.alibaba.com> wrote: > > Zimop extension defines an encoding space for 40 MOPs.The Zimop > extension defines 32 MOP instructions named MOP.R.n, where n is > an integer between 0 and 31, inclusive. The Zimop extension > additionally defines 8 MOP instructions named MOP.RR.n, where n > is an integer between 0 and 7. > > These 40 MOPs initially are defined to simply write zero to x[rd], > but are designed to be redefined by later extensions to perform some > other action. > > Signed-off-by: LIU Zhiwei <zhiwei_liu@linux.alibaba.com> Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Alistair > --- > target/riscv/cpu.c | 2 ++ > target/riscv/cpu_cfg.h | 1 + > target/riscv/insn32.decode | 11 ++++++ > target/riscv/insn_trans/trans_rvzimop.c.inc | 37 +++++++++++++++++++++ > target/riscv/translate.c | 1 + > 5 files changed, 52 insertions(+) > create mode 100644 target/riscv/insn_trans/trans_rvzimop.c.inc > > diff --git a/target/riscv/cpu.c b/target/riscv/cpu.c > index eb1a2e7d6d..c1ac521142 100644 > --- a/target/riscv/cpu.c > +++ b/target/riscv/cpu.c > @@ -175,6 +175,7 @@ const RISCVIsaExtData isa_edata_arr[] = { > ISA_EXT_DATA_ENTRY(zvkt, PRIV_VERSION_1_12_0, ext_zvkt), > ISA_EXT_DATA_ENTRY(zhinx, PRIV_VERSION_1_12_0, ext_zhinx), > ISA_EXT_DATA_ENTRY(zhinxmin, PRIV_VERSION_1_12_0, ext_zhinxmin), > + ISA_EXT_DATA_ENTRY(zimop, PRIV_VERSION_1_12_0, ext_zimop), > ISA_EXT_DATA_ENTRY(smaia, PRIV_VERSION_1_12_0, ext_smaia), > ISA_EXT_DATA_ENTRY(smepmp, PRIV_VERSION_1_12_0, ext_smepmp), > ISA_EXT_DATA_ENTRY(smstateen, PRIV_VERSION_1_12_0, ext_smstateen), > @@ -1463,6 +1464,7 @@ const RISCVCPUMultiExtConfig riscv_cpu_extensions[] = { > MULTI_EXT_CFG_BOOL("zicsr", ext_zicsr, true), > MULTI_EXT_CFG_BOOL("zihintntl", ext_zihintntl, true), > MULTI_EXT_CFG_BOOL("zihintpause", ext_zihintpause, true), > + MULTI_EXT_CFG_BOOL("zimop", ext_zimop, false), > MULTI_EXT_CFG_BOOL("zacas", ext_zacas, false), > MULTI_EXT_CFG_BOOL("zaamo", ext_zaamo, false), > MULTI_EXT_CFG_BOOL("zalrsc", ext_zalrsc, false), > diff --git a/target/riscv/cpu_cfg.h b/target/riscv/cpu_cfg.h > index cb750154bd..b547fbba9d 100644 > --- a/target/riscv/cpu_cfg.h > +++ b/target/riscv/cpu_cfg.h > @@ -71,6 +71,7 @@ struct RISCVCPUConfig { > bool ext_zihintntl; > bool ext_zihintpause; > bool ext_zihpm; > + bool ext_zimop; > bool ext_ztso; > bool ext_smstateen; > bool ext_sstc; > diff --git a/target/riscv/insn32.decode b/target/riscv/insn32.decode > index f22df04cfd..972a1e8fd1 100644 > --- a/target/riscv/insn32.decode > +++ b/target/riscv/insn32.decode > @@ -38,6 +38,8 @@ > %imm_bs 30:2 !function=ex_shift_3 > %imm_rnum 20:4 > %imm_z6 26:1 15:5 > +%imm_mop5 30:1 26:2 20:2 > +%imm_mop3 30:1 26:2 > > # Argument sets: > &empty > @@ -56,6 +58,8 @@ > &r2nfvm vm rd rs1 nf > &rnfvm vm rd rs1 rs2 nf > &k_aes shamt rs2 rs1 rd > +&mop5 imm rd rs1 > +&mop3 imm rd rs1 rs2 > > # Formats 32: > @r ....... ..... ..... ... ..... ....... &r %rs2 %rs1 %rd > @@ -98,6 +102,9 @@ > @k_aes .. ..... ..... ..... ... ..... ....... &k_aes shamt=%imm_bs %rs2 %rs1 %rd > @i_aes .. ..... ..... ..... ... ..... ....... &i imm=%imm_rnum %rs1 %rd > > +@mop5 . . .. .. .... .. ..... ... ..... ....... &mop5 imm=%imm_mop5 %rd %rs1 > +@mop3 . . .. .. . ..... ..... ... ..... ....... &mop3 imm=%imm_mop3 %rd %rs1 %rs2 > + > # Formats 64: > @sh5 ....... ..... ..... ... ..... ....... &shift shamt=%sh5 %rs1 %rd > > @@ -1010,3 +1017,7 @@ amocas_w 00101 . . ..... ..... 010 ..... 0101111 @atom_st > amocas_d 00101 . . ..... ..... 011 ..... 0101111 @atom_st > # *** RV64 Zacas Standard Extension *** > amocas_q 00101 . . ..... ..... 100 ..... 0101111 @atom_st > + > +# *** Zimop may-be-operation extension *** > +mop_r_n 1 . 00 .. 0111 .. ..... 100 ..... 0111011 @mop5 > +mop_rr_n 1 . 00 .. 1 ..... ..... 100 ..... 0111011 @mop3 > diff --git a/target/riscv/insn_trans/trans_rvzimop.c.inc b/target/riscv/insn_trans/trans_rvzimop.c.inc > new file mode 100644 > index 0000000000..165aacd2b6 > --- /dev/null > +++ b/target/riscv/insn_trans/trans_rvzimop.c.inc > @@ -0,0 +1,37 @@ > +/* > + * RISC-V translation routines for May-Be-Operation(zimop). > + * > + * Copyright (c) 2024 Alibaba Group. > + * > + * This program is free software; you can redistribute it and/or modify it > + * under the terms and conditions of the GNU General Public License, > + * version 2 or later, as published by the Free Software Foundation. > + * > + * This program is distributed in the hope it will be useful, but WITHOUT > + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or > + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for > + * more details. > + * > + * You should have received a copy of the GNU General Public License along with > + * this program. If not, see <http://www.gnu.org/licenses/>. > + */ > + > +#define REQUIRE_ZIMOP(ctx) do { \ > + if (!ctx->cfg_ptr->ext_zimop) { \ > + return false; \ > + } \ > +} while (0) > + > +static bool trans_mop_r_n(DisasContext *ctx, arg_mop_r_n *a) > +{ > + REQUIRE_ZIMOP(ctx); > + gen_set_gpr(ctx, a->rd, ctx->zero); > + return true; > +} > + > +static bool trans_mop_rr_n(DisasContext *ctx, arg_mop_rr_n *a) > +{ > + REQUIRE_ZIMOP(ctx); > + gen_set_gpr(ctx, a->rd, ctx->zero); > + return true; > +} > diff --git a/target/riscv/translate.c b/target/riscv/translate.c > index 2c27fd4ce1..77c6564834 100644 > --- a/target/riscv/translate.c > +++ b/target/riscv/translate.c > @@ -1097,6 +1097,7 @@ static uint32_t opcode_at(DisasContextBase *dcbase, target_ulong pc) > #include "insn_trans/trans_rvzacas.c.inc" > #include "insn_trans/trans_rvzawrs.c.inc" > #include "insn_trans/trans_rvzicbo.c.inc" > +#include "insn_trans/trans_rvzimop.c.inc" > #include "insn_trans/trans_rvzfa.c.inc" > #include "insn_trans/trans_rvzfh.c.inc" > #include "insn_trans/trans_rvk.c.inc" > -- > 2.25.1 > > ^ permalink raw reply [flat|nested] 12+ messages in thread
* [PATCH 2/4] disas/riscv: Support zimop disassemble 2024-05-22 6:29 [PATCH 0/4] target/riscv: Implement May-Be-Operations(zimop) extension LIU Zhiwei 2024-05-22 6:29 ` [PATCH 1/4] target/riscv: Add zimop extension LIU Zhiwei @ 2024-05-22 6:29 ` LIU Zhiwei 2024-06-04 2:21 ` Alistair Francis 2024-05-22 6:29 ` [PATCH 3/4] target/riscv: Add zcmop extension LIU Zhiwei 2024-05-22 6:29 ` [PATCH 4/4] disas/riscv: Support zcmop disassemble LIU Zhiwei 3 siblings, 1 reply; 12+ messages in thread From: LIU Zhiwei @ 2024-05-22 6:29 UTC (permalink / raw) To: qemu-devel Cc: qemu-riscv, palmer, Alistair.Francis, dbarboza, bmeng.cn, iwei1518, zhiwei_liu Signed-off-by: LIU Zhiwei <zhiwei_liu@linux.alibaba.com> --- disas/riscv.c | 100 ++++++++++++++++++++++++++++++++++++++++++++++++++ 1 file changed, 100 insertions(+) diff --git a/disas/riscv.c b/disas/riscv.c index e236c8b5b7..4cd769f165 100644 --- a/disas/riscv.c +++ b/disas/riscv.c @@ -906,6 +906,46 @@ typedef enum { rv_op_amocas_w = 875, rv_op_amocas_d = 876, rv_op_amocas_q = 877, + rv_mop_r_0 = 878, + rv_mop_r_1 = 879, + rv_mop_r_2 = 880, + rv_mop_r_3 = 881, + rv_mop_r_4 = 882, + rv_mop_r_5 = 883, + rv_mop_r_6 = 884, + rv_mop_r_7 = 885, + rv_mop_r_8 = 886, + rv_mop_r_9 = 887, + rv_mop_r_10 = 888, + rv_mop_r_11 = 889, + rv_mop_r_12 = 890, + rv_mop_r_13 = 891, + rv_mop_r_14 = 892, + rv_mop_r_15 = 893, + rv_mop_r_16 = 894, + rv_mop_r_17 = 895, + rv_mop_r_18 = 896, + rv_mop_r_19 = 897, + rv_mop_r_20 = 898, + rv_mop_r_21 = 899, + rv_mop_r_22 = 900, + rv_mop_r_23 = 901, + rv_mop_r_24 = 902, + rv_mop_r_25 = 903, + rv_mop_r_26 = 904, + rv_mop_r_27 = 905, + rv_mop_r_28 = 906, + rv_mop_r_29 = 907, + rv_mop_r_30 = 908, + rv_mop_r_31 = 909, + rv_mop_rr_0 = 910, + rv_mop_rr_1 = 911, + rv_mop_rr_2 = 912, + rv_mop_rr_3 = 913, + rv_mop_rr_4 = 914, + rv_mop_rr_5 = 915, + rv_mop_rr_6 = 916, + rv_mop_rr_7 = 917, } rv_op; /* register names */ @@ -2096,6 +2136,46 @@ const rv_opcode_data rvi_opcode_data[] = { { "amocas.w", rv_codec_r_a, rv_fmt_aqrl_rd_rs2_rs1, NULL, 0, 0, 0 }, { "amocas.d", rv_codec_r_a, rv_fmt_aqrl_rd_rs2_rs1, NULL, 0, 0, 0 }, { "amocas.q", rv_codec_r_a, rv_fmt_aqrl_rd_rs2_rs1, NULL, 0, 0, 0 }, + { "mop.r.0", rv_codec_r, rv_fmt_rd_rs1, NULL, 0, 0 }, + { "mop.r.1", rv_codec_r, rv_fmt_rd_rs1, NULL, 0, 0 }, + { "mop.r.2", rv_codec_r, rv_fmt_rd_rs1, NULL, 0, 0 }, + { "mop.r.3", rv_codec_r, rv_fmt_rd_rs1, NULL, 0, 0 }, + { "mop.r.4", rv_codec_r, rv_fmt_rd_rs1, NULL, 0, 0 }, + { "mop.r.5", rv_codec_r, rv_fmt_rd_rs1, NULL, 0, 0 }, + { "mop.r.6", rv_codec_r, rv_fmt_rd_rs1, NULL, 0, 0 }, + { "mop.r.7", rv_codec_r, rv_fmt_rd_rs1, NULL, 0, 0 }, + { "mop.r.8", rv_codec_r, rv_fmt_rd_rs1, NULL, 0, 0 }, + { "mop.r.9", rv_codec_r, rv_fmt_rd_rs1, NULL, 0, 0 }, + { "mop.r.10", rv_codec_r, rv_fmt_rd_rs1, NULL, 0, 0 }, + { "mop.r.11", rv_codec_r, rv_fmt_rd_rs1, NULL, 0, 0 }, + { "mop.r.12", rv_codec_r, rv_fmt_rd_rs1, NULL, 0, 0 }, + { "mop.r.13", rv_codec_r, rv_fmt_rd_rs1, NULL, 0, 0 }, + { "mop.r.14", rv_codec_r, rv_fmt_rd_rs1, NULL, 0, 0 }, + { "mop.r.15", rv_codec_r, rv_fmt_rd_rs1, NULL, 0, 0 }, + { "mop.r.16", rv_codec_r, rv_fmt_rd_rs1, NULL, 0, 0 }, + { "mop.r.17", rv_codec_r, rv_fmt_rd_rs1, NULL, 0, 0 }, + { "mop.r.18", rv_codec_r, rv_fmt_rd_rs1, NULL, 0, 0 }, + { "mop.r.19", rv_codec_r, rv_fmt_rd_rs1, NULL, 0, 0 }, + { "mop.r.20", rv_codec_r, rv_fmt_rd_rs1, NULL, 0, 0 }, + { "mop.r.21", rv_codec_r, rv_fmt_rd_rs1, NULL, 0, 0 }, + { "mop.r.22", rv_codec_r, rv_fmt_rd_rs1, NULL, 0, 0 }, + { "mop.r.23", rv_codec_r, rv_fmt_rd_rs1, NULL, 0, 0 }, + { "mop.r.24", rv_codec_r, rv_fmt_rd_rs1, NULL, 0, 0 }, + { "mop.r.25", rv_codec_r, rv_fmt_rd_rs1, NULL, 0, 0 }, + { "mop.r.26", rv_codec_r, rv_fmt_rd_rs1, NULL, 0, 0 }, + { "mop.r.27", rv_codec_r, rv_fmt_rd_rs1, NULL, 0, 0 }, + { "mop.r.28", rv_codec_r, rv_fmt_rd_rs1, NULL, 0, 0 }, + { "mop.r.29", rv_codec_r, rv_fmt_rd_rs1, NULL, 0, 0 }, + { "mop.r.30", rv_codec_r, rv_fmt_rd_rs1, NULL, 0, 0 }, + { "mop.r.31", rv_codec_r, rv_fmt_rd_rs1, NULL, 0, 0 }, + { "mop.rr.0", rv_codec_r, rv_fmt_rd_rs1_rs2, NULL, 0, 0, 0 }, + { "mop.rr.1", rv_codec_r, rv_fmt_rd_rs1_rs2, NULL, 0, 0, 0 }, + { "mop.rr.2", rv_codec_r, rv_fmt_rd_rs1_rs2, NULL, 0, 0, 0 }, + { "mop.rr.3", rv_codec_r, rv_fmt_rd_rs1_rs2, NULL, 0, 0, 0 }, + { "mop.rr.4", rv_codec_r, rv_fmt_rd_rs1_rs2, NULL, 0, 0, 0 }, + { "mop.rr.5", rv_codec_r, rv_fmt_rd_rs1_rs2, NULL, 0, 0, 0 }, + { "mop.rr.6", rv_codec_r, rv_fmt_rd_rs1_rs2, NULL, 0, 0, 0 }, + { "mop.rr.7", rv_codec_r, rv_fmt_rd_rs1_rs2, NULL, 0, 0, 0 }, }; /* CSR names */ @@ -2945,6 +3025,26 @@ static void decode_inst_opcode(rv_decode *dec, rv_isa isa) break; case 13: op = rv_op_lui; break; case 14: + if (dec->cfg->ext_zimop) { + int imm_mop5, imm_mop3; + if (extract32(inst, 12, 3) == 0b100) { + if ((extract32(inst, 22, 10) & 0b1011001111) + == 0b1000000111) { + imm_mop5 = deposit32(deposit32(extract32(inst, 20, 2), + 2, 2, + extract32(inst, 26, 2)), + 4, 1, extract32(inst, 30, 1)); + op = rv_mop_r_0 + imm_mop5; + break; + } else if ((extract32(inst, 25, 7) & 0b1011001) + == 0b1000001) { + imm_mop3 = deposit32(extract32(inst, 26, 2), + 2, 1, extract32(inst, 30, 1)); + op = rv_mop_rr_0 + imm_mop3; + break; + } + } + } switch (((inst >> 22) & 0b1111111000) | ((inst >> 12) & 0b0000000111)) { case 0: op = rv_op_addw; break; -- 2.25.1 ^ permalink raw reply related [flat|nested] 12+ messages in thread
* Re: [PATCH 2/4] disas/riscv: Support zimop disassemble 2024-05-22 6:29 ` [PATCH 2/4] disas/riscv: Support zimop disassemble LIU Zhiwei @ 2024-06-04 2:21 ` Alistair Francis 0 siblings, 0 replies; 12+ messages in thread From: Alistair Francis @ 2024-06-04 2:21 UTC (permalink / raw) To: LIU Zhiwei Cc: qemu-devel, qemu-riscv, palmer, Alistair.Francis, dbarboza, bmeng.cn, iwei1518 On Wed, May 22, 2024 at 4:32 PM LIU Zhiwei <zhiwei_liu@linux.alibaba.com> wrote: > > Signed-off-by: LIU Zhiwei <zhiwei_liu@linux.alibaba.com> Acked-by: Alistair Francis <alistair.francis@wdc.com> Alistair > --- > disas/riscv.c | 100 ++++++++++++++++++++++++++++++++++++++++++++++++++ > 1 file changed, 100 insertions(+) > > diff --git a/disas/riscv.c b/disas/riscv.c > index e236c8b5b7..4cd769f165 100644 > --- a/disas/riscv.c > +++ b/disas/riscv.c > @@ -906,6 +906,46 @@ typedef enum { > rv_op_amocas_w = 875, > rv_op_amocas_d = 876, > rv_op_amocas_q = 877, > + rv_mop_r_0 = 878, > + rv_mop_r_1 = 879, > + rv_mop_r_2 = 880, > + rv_mop_r_3 = 881, > + rv_mop_r_4 = 882, > + rv_mop_r_5 = 883, > + rv_mop_r_6 = 884, > + rv_mop_r_7 = 885, > + rv_mop_r_8 = 886, > + rv_mop_r_9 = 887, > + rv_mop_r_10 = 888, > + rv_mop_r_11 = 889, > + rv_mop_r_12 = 890, > + rv_mop_r_13 = 891, > + rv_mop_r_14 = 892, > + rv_mop_r_15 = 893, > + rv_mop_r_16 = 894, > + rv_mop_r_17 = 895, > + rv_mop_r_18 = 896, > + rv_mop_r_19 = 897, > + rv_mop_r_20 = 898, > + rv_mop_r_21 = 899, > + rv_mop_r_22 = 900, > + rv_mop_r_23 = 901, > + rv_mop_r_24 = 902, > + rv_mop_r_25 = 903, > + rv_mop_r_26 = 904, > + rv_mop_r_27 = 905, > + rv_mop_r_28 = 906, > + rv_mop_r_29 = 907, > + rv_mop_r_30 = 908, > + rv_mop_r_31 = 909, > + rv_mop_rr_0 = 910, > + rv_mop_rr_1 = 911, > + rv_mop_rr_2 = 912, > + rv_mop_rr_3 = 913, > + rv_mop_rr_4 = 914, > + rv_mop_rr_5 = 915, > + rv_mop_rr_6 = 916, > + rv_mop_rr_7 = 917, > } rv_op; > > /* register names */ > @@ -2096,6 +2136,46 @@ const rv_opcode_data rvi_opcode_data[] = { > { "amocas.w", rv_codec_r_a, rv_fmt_aqrl_rd_rs2_rs1, NULL, 0, 0, 0 }, > { "amocas.d", rv_codec_r_a, rv_fmt_aqrl_rd_rs2_rs1, NULL, 0, 0, 0 }, > { "amocas.q", rv_codec_r_a, rv_fmt_aqrl_rd_rs2_rs1, NULL, 0, 0, 0 }, > + { "mop.r.0", rv_codec_r, rv_fmt_rd_rs1, NULL, 0, 0 }, > + { "mop.r.1", rv_codec_r, rv_fmt_rd_rs1, NULL, 0, 0 }, > + { "mop.r.2", rv_codec_r, rv_fmt_rd_rs1, NULL, 0, 0 }, > + { "mop.r.3", rv_codec_r, rv_fmt_rd_rs1, NULL, 0, 0 }, > + { "mop.r.4", rv_codec_r, rv_fmt_rd_rs1, NULL, 0, 0 }, > + { "mop.r.5", rv_codec_r, rv_fmt_rd_rs1, NULL, 0, 0 }, > + { "mop.r.6", rv_codec_r, rv_fmt_rd_rs1, NULL, 0, 0 }, > + { "mop.r.7", rv_codec_r, rv_fmt_rd_rs1, NULL, 0, 0 }, > + { "mop.r.8", rv_codec_r, rv_fmt_rd_rs1, NULL, 0, 0 }, > + { "mop.r.9", rv_codec_r, rv_fmt_rd_rs1, NULL, 0, 0 }, > + { "mop.r.10", rv_codec_r, rv_fmt_rd_rs1, NULL, 0, 0 }, > + { "mop.r.11", rv_codec_r, rv_fmt_rd_rs1, NULL, 0, 0 }, > + { "mop.r.12", rv_codec_r, rv_fmt_rd_rs1, NULL, 0, 0 }, > + { "mop.r.13", rv_codec_r, rv_fmt_rd_rs1, NULL, 0, 0 }, > + { "mop.r.14", rv_codec_r, rv_fmt_rd_rs1, NULL, 0, 0 }, > + { "mop.r.15", rv_codec_r, rv_fmt_rd_rs1, NULL, 0, 0 }, > + { "mop.r.16", rv_codec_r, rv_fmt_rd_rs1, NULL, 0, 0 }, > + { "mop.r.17", rv_codec_r, rv_fmt_rd_rs1, NULL, 0, 0 }, > + { "mop.r.18", rv_codec_r, rv_fmt_rd_rs1, NULL, 0, 0 }, > + { "mop.r.19", rv_codec_r, rv_fmt_rd_rs1, NULL, 0, 0 }, > + { "mop.r.20", rv_codec_r, rv_fmt_rd_rs1, NULL, 0, 0 }, > + { "mop.r.21", rv_codec_r, rv_fmt_rd_rs1, NULL, 0, 0 }, > + { "mop.r.22", rv_codec_r, rv_fmt_rd_rs1, NULL, 0, 0 }, > + { "mop.r.23", rv_codec_r, rv_fmt_rd_rs1, NULL, 0, 0 }, > + { "mop.r.24", rv_codec_r, rv_fmt_rd_rs1, NULL, 0, 0 }, > + { "mop.r.25", rv_codec_r, rv_fmt_rd_rs1, NULL, 0, 0 }, > + { "mop.r.26", rv_codec_r, rv_fmt_rd_rs1, NULL, 0, 0 }, > + { "mop.r.27", rv_codec_r, rv_fmt_rd_rs1, NULL, 0, 0 }, > + { "mop.r.28", rv_codec_r, rv_fmt_rd_rs1, NULL, 0, 0 }, > + { "mop.r.29", rv_codec_r, rv_fmt_rd_rs1, NULL, 0, 0 }, > + { "mop.r.30", rv_codec_r, rv_fmt_rd_rs1, NULL, 0, 0 }, > + { "mop.r.31", rv_codec_r, rv_fmt_rd_rs1, NULL, 0, 0 }, > + { "mop.rr.0", rv_codec_r, rv_fmt_rd_rs1_rs2, NULL, 0, 0, 0 }, > + { "mop.rr.1", rv_codec_r, rv_fmt_rd_rs1_rs2, NULL, 0, 0, 0 }, > + { "mop.rr.2", rv_codec_r, rv_fmt_rd_rs1_rs2, NULL, 0, 0, 0 }, > + { "mop.rr.3", rv_codec_r, rv_fmt_rd_rs1_rs2, NULL, 0, 0, 0 }, > + { "mop.rr.4", rv_codec_r, rv_fmt_rd_rs1_rs2, NULL, 0, 0, 0 }, > + { "mop.rr.5", rv_codec_r, rv_fmt_rd_rs1_rs2, NULL, 0, 0, 0 }, > + { "mop.rr.6", rv_codec_r, rv_fmt_rd_rs1_rs2, NULL, 0, 0, 0 }, > + { "mop.rr.7", rv_codec_r, rv_fmt_rd_rs1_rs2, NULL, 0, 0, 0 }, > }; > > /* CSR names */ > @@ -2945,6 +3025,26 @@ static void decode_inst_opcode(rv_decode *dec, rv_isa isa) > break; > case 13: op = rv_op_lui; break; > case 14: > + if (dec->cfg->ext_zimop) { > + int imm_mop5, imm_mop3; > + if (extract32(inst, 12, 3) == 0b100) { > + if ((extract32(inst, 22, 10) & 0b1011001111) > + == 0b1000000111) { > + imm_mop5 = deposit32(deposit32(extract32(inst, 20, 2), > + 2, 2, > + extract32(inst, 26, 2)), > + 4, 1, extract32(inst, 30, 1)); > + op = rv_mop_r_0 + imm_mop5; > + break; > + } else if ((extract32(inst, 25, 7) & 0b1011001) > + == 0b1000001) { > + imm_mop3 = deposit32(extract32(inst, 26, 2), > + 2, 1, extract32(inst, 30, 1)); > + op = rv_mop_rr_0 + imm_mop3; > + break; > + } > + } > + } > switch (((inst >> 22) & 0b1111111000) | > ((inst >> 12) & 0b0000000111)) { > case 0: op = rv_op_addw; break; > -- > 2.25.1 > > ^ permalink raw reply [flat|nested] 12+ messages in thread
* [PATCH 3/4] target/riscv: Add zcmop extension 2024-05-22 6:29 [PATCH 0/4] target/riscv: Implement May-Be-Operations(zimop) extension LIU Zhiwei 2024-05-22 6:29 ` [PATCH 1/4] target/riscv: Add zimop extension LIU Zhiwei 2024-05-22 6:29 ` [PATCH 2/4] disas/riscv: Support zimop disassemble LIU Zhiwei @ 2024-05-22 6:29 ` LIU Zhiwei 2024-05-24 9:48 ` Daniel Henrique Barboza 2024-06-04 2:23 ` Alistair Francis 2024-05-22 6:29 ` [PATCH 4/4] disas/riscv: Support zcmop disassemble LIU Zhiwei 3 siblings, 2 replies; 12+ messages in thread From: LIU Zhiwei @ 2024-05-22 6:29 UTC (permalink / raw) To: qemu-devel Cc: qemu-riscv, palmer, Alistair.Francis, dbarboza, bmeng.cn, iwei1518, zhiwei_liu Zcmop defines eight 16-bit MOP instructions named C.MOP.n, where n is an odd integer between 1 and 15, inclusive. C.MOP.n is encoded in the reserved encoding space corresponding to C.LUI xn, 0. Unlike the MOPs defined in the Zimop extension, the C.MOP.n instructions are defined to not write any register. In current implementation, C.MOP.n only has an check function, without any other more behavior. Signed-off-by: LIU Zhiwei <zhiwei_liu@linux.alibaba.com> --- target/riscv/cpu.c | 2 ++ target/riscv/cpu_cfg.h | 1 + target/riscv/insn16.decode | 1 + target/riscv/insn_trans/trans_rvzcmop.c.inc | 29 +++++++++++++++++++++ target/riscv/tcg/tcg-cpu.c | 5 ++++ target/riscv/translate.c | 1 + 6 files changed, 39 insertions(+) create mode 100644 target/riscv/insn_trans/trans_rvzcmop.c.inc diff --git a/target/riscv/cpu.c b/target/riscv/cpu.c index c1ac521142..5052237a5b 100644 --- a/target/riscv/cpu.c +++ b/target/riscv/cpu.c @@ -176,6 +176,7 @@ const RISCVIsaExtData isa_edata_arr[] = { ISA_EXT_DATA_ENTRY(zhinx, PRIV_VERSION_1_12_0, ext_zhinx), ISA_EXT_DATA_ENTRY(zhinxmin, PRIV_VERSION_1_12_0, ext_zhinxmin), ISA_EXT_DATA_ENTRY(zimop, PRIV_VERSION_1_12_0, ext_zimop), + ISA_EXT_DATA_ENTRY(zcmop, PRIV_VERSION_1_12_0, ext_zcmop), ISA_EXT_DATA_ENTRY(smaia, PRIV_VERSION_1_12_0, ext_smaia), ISA_EXT_DATA_ENTRY(smepmp, PRIV_VERSION_1_12_0, ext_smepmp), ISA_EXT_DATA_ENTRY(smstateen, PRIV_VERSION_1_12_0, ext_smstateen), @@ -1465,6 +1466,7 @@ const RISCVCPUMultiExtConfig riscv_cpu_extensions[] = { MULTI_EXT_CFG_BOOL("zihintntl", ext_zihintntl, true), MULTI_EXT_CFG_BOOL("zihintpause", ext_zihintpause, true), MULTI_EXT_CFG_BOOL("zimop", ext_zimop, false), + MULTI_EXT_CFG_BOOL("zcmop", ext_zcmop, false), MULTI_EXT_CFG_BOOL("zacas", ext_zacas, false), MULTI_EXT_CFG_BOOL("zaamo", ext_zaamo, false), MULTI_EXT_CFG_BOOL("zalrsc", ext_zalrsc, false), diff --git a/target/riscv/cpu_cfg.h b/target/riscv/cpu_cfg.h index b547fbba9d..e29d4f6f9c 100644 --- a/target/riscv/cpu_cfg.h +++ b/target/riscv/cpu_cfg.h @@ -72,6 +72,7 @@ struct RISCVCPUConfig { bool ext_zihintpause; bool ext_zihpm; bool ext_zimop; + bool ext_zcmop; bool ext_ztso; bool ext_smstateen; bool ext_sstc; diff --git a/target/riscv/insn16.decode b/target/riscv/insn16.decode index b96c534e73..3953bcf82d 100644 --- a/target/riscv/insn16.decode +++ b/target/riscv/insn16.decode @@ -140,6 +140,7 @@ sw 110 ... ... .. ... 00 @cs_w addi 000 . ..... ..... 01 @ci addi 010 . ..... ..... 01 @c_li { + c_mop_n 011 0 0 n:3 1 00000 01 illegal 011 0 ----- 00000 01 # c.addi16sp and c.lui, RES nzimm=0 addi 011 . 00010 ..... 01 @c_addi16sp lui 011 . ..... ..... 01 @c_lui diff --git a/target/riscv/insn_trans/trans_rvzcmop.c.inc b/target/riscv/insn_trans/trans_rvzcmop.c.inc new file mode 100644 index 0000000000..7205586508 --- /dev/null +++ b/target/riscv/insn_trans/trans_rvzcmop.c.inc @@ -0,0 +1,29 @@ +/* + * RISC-V translation routines for compressed May-Be-Operation(zcmop). + * + * Copyright (c) 2024 Alibaba Group. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms and conditions of the GNU General Public License, + * version 2 or later, as published by the Free Software Foundation. + * + * This program is distributed in the hope it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * You should have received a copy of the GNU General Public License along with + * this program. If not, see <http://www.gnu.org/licenses/>. + */ + +#define REQUIRE_ZCMOP(ctx) do { \ + if (!ctx->cfg_ptr->ext_zcmop) { \ + return false; \ + } \ +} while (0) + +static bool trans_c_mop_n(DisasContext *ctx, arg_c_mop_n *a) +{ + REQUIRE_ZCMOP(ctx); + return true; +} diff --git a/target/riscv/tcg/tcg-cpu.c b/target/riscv/tcg/tcg-cpu.c index 40054a391a..499b48dce8 100644 --- a/target/riscv/tcg/tcg-cpu.c +++ b/target/riscv/tcg/tcg-cpu.c @@ -583,6 +583,11 @@ void riscv_cpu_validate_set_extensions(RISCVCPU *cpu, Error **errp) } } + if (cpu->cfg.ext_zcmop && !cpu->cfg.ext_zca) { + error_setg(errp, "Zcmop extensions require Zca"); + return; + } + if (mcc->misa_mxl_max != MXL_RV32 && cpu->cfg.ext_zcf) { error_setg(errp, "Zcf extension is only relevant to RV32"); return; diff --git a/target/riscv/translate.c b/target/riscv/translate.c index 77c6564834..51dfb03685 100644 --- a/target/riscv/translate.c +++ b/target/riscv/translate.c @@ -1112,6 +1112,7 @@ static uint32_t opcode_at(DisasContextBase *dcbase, target_ulong pc) /* Include the auto-generated decoder for 16 bit insn */ #include "decode-insn16.c.inc" #include "insn_trans/trans_rvzce.c.inc" +#include "insn_trans/trans_rvzcmop.c.inc" /* Include decoders for factored-out extensions */ #include "decode-XVentanaCondOps.c.inc" -- 2.25.1 ^ permalink raw reply related [flat|nested] 12+ messages in thread
* Re: [PATCH 3/4] target/riscv: Add zcmop extension 2024-05-22 6:29 ` [PATCH 3/4] target/riscv: Add zcmop extension LIU Zhiwei @ 2024-05-24 9:48 ` Daniel Henrique Barboza 2024-06-04 2:23 ` Alistair Francis 1 sibling, 0 replies; 12+ messages in thread From: Daniel Henrique Barboza @ 2024-05-24 9:48 UTC (permalink / raw) To: LIU Zhiwei, qemu-devel Cc: qemu-riscv, palmer, Alistair.Francis, bmeng.cn, iwei1518 On 5/22/24 03:29, LIU Zhiwei wrote: > Zcmop defines eight 16-bit MOP instructions named C.MOP.n, where n is > an odd integer between 1 and 15, inclusive. C.MOP.n is encoded in > the reserved encoding space corresponding to C.LUI xn, 0. > > Unlike the MOPs defined in the Zimop extension, the C.MOP.n instructions > are defined to not write any register. > > In current implementation, C.MOP.n only has an check function, without any > other more behavior. > > Signed-off-by: LIU Zhiwei <zhiwei_liu@linux.alibaba.com> > --- > target/riscv/cpu.c | 2 ++ > target/riscv/cpu_cfg.h | 1 + > target/riscv/insn16.decode | 1 + > target/riscv/insn_trans/trans_rvzcmop.c.inc | 29 +++++++++++++++++++++ > target/riscv/tcg/tcg-cpu.c | 5 ++++ > target/riscv/translate.c | 1 + > 6 files changed, 39 insertions(+) > create mode 100644 target/riscv/insn_trans/trans_rvzcmop.c.inc > > diff --git a/target/riscv/cpu.c b/target/riscv/cpu.c > index c1ac521142..5052237a5b 100644 > --- a/target/riscv/cpu.c > +++ b/target/riscv/cpu.c > @@ -176,6 +176,7 @@ const RISCVIsaExtData isa_edata_arr[] = { > ISA_EXT_DATA_ENTRY(zhinx, PRIV_VERSION_1_12_0, ext_zhinx), > ISA_EXT_DATA_ENTRY(zhinxmin, PRIV_VERSION_1_12_0, ext_zhinxmin), > ISA_EXT_DATA_ENTRY(zimop, PRIV_VERSION_1_12_0, ext_zimop), > + ISA_EXT_DATA_ENTRY(zcmop, PRIV_VERSION_1_12_0, ext_zcmop), I'm not sure if zcmop goes here. Perhaps here? ISA_EXT_DATA_ENTRY(zce, PRIV_VERSION_1_12_0, ext_zce), > + ISA_EXT_DATA_ENTRY(zcmop, PRIV_VERSION_1_12_0, ext_zcmop), ISA_EXT_DATA_ENTRY(zcmp, PRIV_VERSION_1_12_0, ext_zcmp), ISA_EXT_DATA_ENTRY(zcmt, PRIV_VERSION_1_12_0, ext_zcmt), ISA_EXT_DATA_ENTRY(zba, PRIV_VERSION_1_12_0, ext_zba), Thanks, Daniel > ISA_EXT_DATA_ENTRY(smaia, PRIV_VERSION_1_12_0, ext_smaia), > ISA_EXT_DATA_ENTRY(smepmp, PRIV_VERSION_1_12_0, ext_smepmp), > ISA_EXT_DATA_ENTRY(smstateen, PRIV_VERSION_1_12_0, ext_smstateen), > @@ -1465,6 +1466,7 @@ const RISCVCPUMultiExtConfig riscv_cpu_extensions[] = { > MULTI_EXT_CFG_BOOL("zihintntl", ext_zihintntl, true), > MULTI_EXT_CFG_BOOL("zihintpause", ext_zihintpause, true), > MULTI_EXT_CFG_BOOL("zimop", ext_zimop, false), > + MULTI_EXT_CFG_BOOL("zcmop", ext_zcmop, false), > MULTI_EXT_CFG_BOOL("zacas", ext_zacas, false), > MULTI_EXT_CFG_BOOL("zaamo", ext_zaamo, false), > MULTI_EXT_CFG_BOOL("zalrsc", ext_zalrsc, false), > diff --git a/target/riscv/cpu_cfg.h b/target/riscv/cpu_cfg.h > index b547fbba9d..e29d4f6f9c 100644 > --- a/target/riscv/cpu_cfg.h > +++ b/target/riscv/cpu_cfg.h > @@ -72,6 +72,7 @@ struct RISCVCPUConfig { > bool ext_zihintpause; > bool ext_zihpm; > bool ext_zimop; > + bool ext_zcmop; > bool ext_ztso; > bool ext_smstateen; > bool ext_sstc; > diff --git a/target/riscv/insn16.decode b/target/riscv/insn16.decode > index b96c534e73..3953bcf82d 100644 > --- a/target/riscv/insn16.decode > +++ b/target/riscv/insn16.decode > @@ -140,6 +140,7 @@ sw 110 ... ... .. ... 00 @cs_w > addi 000 . ..... ..... 01 @ci > addi 010 . ..... ..... 01 @c_li > { > + c_mop_n 011 0 0 n:3 1 00000 01 > illegal 011 0 ----- 00000 01 # c.addi16sp and c.lui, RES nzimm=0 > addi 011 . 00010 ..... 01 @c_addi16sp > lui 011 . ..... ..... 01 @c_lui > diff --git a/target/riscv/insn_trans/trans_rvzcmop.c.inc b/target/riscv/insn_trans/trans_rvzcmop.c.inc > new file mode 100644 > index 0000000000..7205586508 > --- /dev/null > +++ b/target/riscv/insn_trans/trans_rvzcmop.c.inc > @@ -0,0 +1,29 @@ > +/* > + * RISC-V translation routines for compressed May-Be-Operation(zcmop). > + * > + * Copyright (c) 2024 Alibaba Group. > + * > + * This program is free software; you can redistribute it and/or modify it > + * under the terms and conditions of the GNU General Public License, > + * version 2 or later, as published by the Free Software Foundation. > + * > + * This program is distributed in the hope it will be useful, but WITHOUT > + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or > + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for > + * more details. > + * > + * You should have received a copy of the GNU General Public License along with > + * this program. If not, see <http://www.gnu.org/licenses/>. > + */ > + > +#define REQUIRE_ZCMOP(ctx) do { \ > + if (!ctx->cfg_ptr->ext_zcmop) { \ > + return false; \ > + } \ > +} while (0) > + > +static bool trans_c_mop_n(DisasContext *ctx, arg_c_mop_n *a) > +{ > + REQUIRE_ZCMOP(ctx); > + return true; > +} > diff --git a/target/riscv/tcg/tcg-cpu.c b/target/riscv/tcg/tcg-cpu.c > index 40054a391a..499b48dce8 100644 > --- a/target/riscv/tcg/tcg-cpu.c > +++ b/target/riscv/tcg/tcg-cpu.c > @@ -583,6 +583,11 @@ void riscv_cpu_validate_set_extensions(RISCVCPU *cpu, Error **errp) > } > } > > + if (cpu->cfg.ext_zcmop && !cpu->cfg.ext_zca) { > + error_setg(errp, "Zcmop extensions require Zca"); > + return; > + } > + > if (mcc->misa_mxl_max != MXL_RV32 && cpu->cfg.ext_zcf) { > error_setg(errp, "Zcf extension is only relevant to RV32"); > return; > diff --git a/target/riscv/translate.c b/target/riscv/translate.c > index 77c6564834..51dfb03685 100644 > --- a/target/riscv/translate.c > +++ b/target/riscv/translate.c > @@ -1112,6 +1112,7 @@ static uint32_t opcode_at(DisasContextBase *dcbase, target_ulong pc) > /* Include the auto-generated decoder for 16 bit insn */ > #include "decode-insn16.c.inc" > #include "insn_trans/trans_rvzce.c.inc" > +#include "insn_trans/trans_rvzcmop.c.inc" > > /* Include decoders for factored-out extensions */ > #include "decode-XVentanaCondOps.c.inc" ^ permalink raw reply [flat|nested] 12+ messages in thread
* Re: [PATCH 3/4] target/riscv: Add zcmop extension 2024-05-22 6:29 ` [PATCH 3/4] target/riscv: Add zcmop extension LIU Zhiwei 2024-05-24 9:48 ` Daniel Henrique Barboza @ 2024-06-04 2:23 ` Alistair Francis 1 sibling, 0 replies; 12+ messages in thread From: Alistair Francis @ 2024-06-04 2:23 UTC (permalink / raw) To: LIU Zhiwei Cc: qemu-devel, qemu-riscv, palmer, Alistair.Francis, dbarboza, bmeng.cn, iwei1518 On Wed, May 22, 2024 at 4:32 PM LIU Zhiwei <zhiwei_liu@linux.alibaba.com> wrote: > > Zcmop defines eight 16-bit MOP instructions named C.MOP.n, where n is > an odd integer between 1 and 15, inclusive. C.MOP.n is encoded in > the reserved encoding space corresponding to C.LUI xn, 0. > > Unlike the MOPs defined in the Zimop extension, the C.MOP.n instructions > are defined to not write any register. > > In current implementation, C.MOP.n only has an check function, without any > other more behavior. > > Signed-off-by: LIU Zhiwei <zhiwei_liu@linux.alibaba.com> Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Alistair > --- > target/riscv/cpu.c | 2 ++ > target/riscv/cpu_cfg.h | 1 + > target/riscv/insn16.decode | 1 + > target/riscv/insn_trans/trans_rvzcmop.c.inc | 29 +++++++++++++++++++++ > target/riscv/tcg/tcg-cpu.c | 5 ++++ > target/riscv/translate.c | 1 + > 6 files changed, 39 insertions(+) > create mode 100644 target/riscv/insn_trans/trans_rvzcmop.c.inc > > diff --git a/target/riscv/cpu.c b/target/riscv/cpu.c > index c1ac521142..5052237a5b 100644 > --- a/target/riscv/cpu.c > +++ b/target/riscv/cpu.c > @@ -176,6 +176,7 @@ const RISCVIsaExtData isa_edata_arr[] = { > ISA_EXT_DATA_ENTRY(zhinx, PRIV_VERSION_1_12_0, ext_zhinx), > ISA_EXT_DATA_ENTRY(zhinxmin, PRIV_VERSION_1_12_0, ext_zhinxmin), > ISA_EXT_DATA_ENTRY(zimop, PRIV_VERSION_1_12_0, ext_zimop), > + ISA_EXT_DATA_ENTRY(zcmop, PRIV_VERSION_1_12_0, ext_zcmop), > ISA_EXT_DATA_ENTRY(smaia, PRIV_VERSION_1_12_0, ext_smaia), > ISA_EXT_DATA_ENTRY(smepmp, PRIV_VERSION_1_12_0, ext_smepmp), > ISA_EXT_DATA_ENTRY(smstateen, PRIV_VERSION_1_12_0, ext_smstateen), > @@ -1465,6 +1466,7 @@ const RISCVCPUMultiExtConfig riscv_cpu_extensions[] = { > MULTI_EXT_CFG_BOOL("zihintntl", ext_zihintntl, true), > MULTI_EXT_CFG_BOOL("zihintpause", ext_zihintpause, true), > MULTI_EXT_CFG_BOOL("zimop", ext_zimop, false), > + MULTI_EXT_CFG_BOOL("zcmop", ext_zcmop, false), > MULTI_EXT_CFG_BOOL("zacas", ext_zacas, false), > MULTI_EXT_CFG_BOOL("zaamo", ext_zaamo, false), > MULTI_EXT_CFG_BOOL("zalrsc", ext_zalrsc, false), > diff --git a/target/riscv/cpu_cfg.h b/target/riscv/cpu_cfg.h > index b547fbba9d..e29d4f6f9c 100644 > --- a/target/riscv/cpu_cfg.h > +++ b/target/riscv/cpu_cfg.h > @@ -72,6 +72,7 @@ struct RISCVCPUConfig { > bool ext_zihintpause; > bool ext_zihpm; > bool ext_zimop; > + bool ext_zcmop; > bool ext_ztso; > bool ext_smstateen; > bool ext_sstc; > diff --git a/target/riscv/insn16.decode b/target/riscv/insn16.decode > index b96c534e73..3953bcf82d 100644 > --- a/target/riscv/insn16.decode > +++ b/target/riscv/insn16.decode > @@ -140,6 +140,7 @@ sw 110 ... ... .. ... 00 @cs_w > addi 000 . ..... ..... 01 @ci > addi 010 . ..... ..... 01 @c_li > { > + c_mop_n 011 0 0 n:3 1 00000 01 > illegal 011 0 ----- 00000 01 # c.addi16sp and c.lui, RES nzimm=0 > addi 011 . 00010 ..... 01 @c_addi16sp > lui 011 . ..... ..... 01 @c_lui > diff --git a/target/riscv/insn_trans/trans_rvzcmop.c.inc b/target/riscv/insn_trans/trans_rvzcmop.c.inc > new file mode 100644 > index 0000000000..7205586508 > --- /dev/null > +++ b/target/riscv/insn_trans/trans_rvzcmop.c.inc > @@ -0,0 +1,29 @@ > +/* > + * RISC-V translation routines for compressed May-Be-Operation(zcmop). > + * > + * Copyright (c) 2024 Alibaba Group. > + * > + * This program is free software; you can redistribute it and/or modify it > + * under the terms and conditions of the GNU General Public License, > + * version 2 or later, as published by the Free Software Foundation. > + * > + * This program is distributed in the hope it will be useful, but WITHOUT > + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or > + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for > + * more details. > + * > + * You should have received a copy of the GNU General Public License along with > + * this program. If not, see <http://www.gnu.org/licenses/>. > + */ > + > +#define REQUIRE_ZCMOP(ctx) do { \ > + if (!ctx->cfg_ptr->ext_zcmop) { \ > + return false; \ > + } \ > +} while (0) > + > +static bool trans_c_mop_n(DisasContext *ctx, arg_c_mop_n *a) > +{ > + REQUIRE_ZCMOP(ctx); > + return true; > +} > diff --git a/target/riscv/tcg/tcg-cpu.c b/target/riscv/tcg/tcg-cpu.c > index 40054a391a..499b48dce8 100644 > --- a/target/riscv/tcg/tcg-cpu.c > +++ b/target/riscv/tcg/tcg-cpu.c > @@ -583,6 +583,11 @@ void riscv_cpu_validate_set_extensions(RISCVCPU *cpu, Error **errp) > } > } > > + if (cpu->cfg.ext_zcmop && !cpu->cfg.ext_zca) { > + error_setg(errp, "Zcmop extensions require Zca"); > + return; > + } > + > if (mcc->misa_mxl_max != MXL_RV32 && cpu->cfg.ext_zcf) { > error_setg(errp, "Zcf extension is only relevant to RV32"); > return; > diff --git a/target/riscv/translate.c b/target/riscv/translate.c > index 77c6564834..51dfb03685 100644 > --- a/target/riscv/translate.c > +++ b/target/riscv/translate.c > @@ -1112,6 +1112,7 @@ static uint32_t opcode_at(DisasContextBase *dcbase, target_ulong pc) > /* Include the auto-generated decoder for 16 bit insn */ > #include "decode-insn16.c.inc" > #include "insn_trans/trans_rvzce.c.inc" > +#include "insn_trans/trans_rvzcmop.c.inc" > > /* Include decoders for factored-out extensions */ > #include "decode-XVentanaCondOps.c.inc" > -- > 2.25.1 > > ^ permalink raw reply [flat|nested] 12+ messages in thread
* [PATCH 4/4] disas/riscv: Support zcmop disassemble 2024-05-22 6:29 [PATCH 0/4] target/riscv: Implement May-Be-Operations(zimop) extension LIU Zhiwei ` (2 preceding siblings ...) 2024-05-22 6:29 ` [PATCH 3/4] target/riscv: Add zcmop extension LIU Zhiwei @ 2024-05-22 6:29 ` LIU Zhiwei 2024-06-04 2:23 ` Alistair Francis 3 siblings, 1 reply; 12+ messages in thread From: LIU Zhiwei @ 2024-05-22 6:29 UTC (permalink / raw) To: qemu-devel Cc: qemu-riscv, palmer, Alistair.Francis, dbarboza, bmeng.cn, iwei1518, zhiwei_liu Although in QEMU disassemble, we usually lift compressed instruction to an normal format when display the instruction name. For C.MOP.n, it is more reasonable to directly display its compressed name, because its behavior can be redefined by later extension. Signed-off-by: LIU Zhiwei <zhiwei_liu@linux.alibaba.com> --- disas/riscv.c | 23 +++++++++++++++++++++++ 1 file changed, 23 insertions(+) diff --git a/disas/riscv.c b/disas/riscv.c index 4cd769f165..41050246f3 100644 --- a/disas/riscv.c +++ b/disas/riscv.c @@ -946,6 +946,14 @@ typedef enum { rv_mop_rr_5 = 915, rv_mop_rr_6 = 916, rv_mop_rr_7 = 917, + rv_c_mop_1 = 918, + rv_c_mop_3 = 919, + rv_c_mop_5 = 920, + rv_c_mop_7 = 921, + rv_c_mop_9 = 922, + rv_c_mop_11 = 923, + rv_c_mop_13 = 924, + rv_c_mop_15 = 925, } rv_op; /* register names */ @@ -2176,6 +2184,14 @@ const rv_opcode_data rvi_opcode_data[] = { { "mop.rr.5", rv_codec_r, rv_fmt_rd_rs1_rs2, NULL, 0, 0, 0 }, { "mop.rr.6", rv_codec_r, rv_fmt_rd_rs1_rs2, NULL, 0, 0, 0 }, { "mop.rr.7", rv_codec_r, rv_fmt_rd_rs1_rs2, NULL, 0, 0, 0 }, + { "c.mop.1", rv_codec_ci_none, rv_fmt_none, NULL, 0, 0, 0 }, + { "c.mop.3", rv_codec_ci_none, rv_fmt_none, NULL, 0, 0, 0 }, + { "c.mop.5", rv_codec_ci_none, rv_fmt_none, NULL, 0, 0, 0 }, + { "c.mop.7", rv_codec_ci_none, rv_fmt_none, NULL, 0, 0, 0 }, + { "c.mop.9", rv_codec_ci_none, rv_fmt_none, NULL, 0, 0, 0 }, + { "c.mop.11", rv_codec_ci_none, rv_fmt_none, NULL, 0, 0, 0 }, + { "c.mop.13", rv_codec_ci_none, rv_fmt_none, NULL, 0, 0, 0 }, + { "c.mop.15", rv_codec_ci_none, rv_fmt_none, NULL, 0, 0, 0 }, }; /* CSR names */ @@ -2469,6 +2485,13 @@ static void decode_inst_opcode(rv_decode *dec, rv_isa isa) break; case 2: op = rv_op_c_li; break; case 3: + if (dec->cfg->ext_zcmop) { + if ((((inst >> 2) & 0b111111) == 0b100000) && + (((inst >> 11) & 0b11) == 0b0)) { + op = rv_c_mop_1 + ((inst >> 8) & 0b111); + break; + } + } switch ((inst >> 7) & 0b11111) { case 2: op = rv_op_c_addi16sp; break; default: op = rv_op_c_lui; break; -- 2.25.1 ^ permalink raw reply related [flat|nested] 12+ messages in thread
* Re: [PATCH 4/4] disas/riscv: Support zcmop disassemble 2024-05-22 6:29 ` [PATCH 4/4] disas/riscv: Support zcmop disassemble LIU Zhiwei @ 2024-06-04 2:23 ` Alistair Francis 0 siblings, 0 replies; 12+ messages in thread From: Alistair Francis @ 2024-06-04 2:23 UTC (permalink / raw) To: LIU Zhiwei Cc: qemu-devel, qemu-riscv, palmer, Alistair.Francis, dbarboza, bmeng.cn, iwei1518 On Wed, May 22, 2024 at 4:33 PM LIU Zhiwei <zhiwei_liu@linux.alibaba.com> wrote: > > Although in QEMU disassemble, we usually lift compressed instruction > to an normal format when display the instruction name. For C.MOP.n, > it is more reasonable to directly display its compressed name, because > its behavior can be redefined by later extension. > > Signed-off-by: LIU Zhiwei <zhiwei_liu@linux.alibaba.com> Acked-by: Alistair Francis <alistair.francis@wdc.com> Alistair > --- > disas/riscv.c | 23 +++++++++++++++++++++++ > 1 file changed, 23 insertions(+) > > diff --git a/disas/riscv.c b/disas/riscv.c > index 4cd769f165..41050246f3 100644 > --- a/disas/riscv.c > +++ b/disas/riscv.c > @@ -946,6 +946,14 @@ typedef enum { > rv_mop_rr_5 = 915, > rv_mop_rr_6 = 916, > rv_mop_rr_7 = 917, > + rv_c_mop_1 = 918, > + rv_c_mop_3 = 919, > + rv_c_mop_5 = 920, > + rv_c_mop_7 = 921, > + rv_c_mop_9 = 922, > + rv_c_mop_11 = 923, > + rv_c_mop_13 = 924, > + rv_c_mop_15 = 925, > } rv_op; > > /* register names */ > @@ -2176,6 +2184,14 @@ const rv_opcode_data rvi_opcode_data[] = { > { "mop.rr.5", rv_codec_r, rv_fmt_rd_rs1_rs2, NULL, 0, 0, 0 }, > { "mop.rr.6", rv_codec_r, rv_fmt_rd_rs1_rs2, NULL, 0, 0, 0 }, > { "mop.rr.7", rv_codec_r, rv_fmt_rd_rs1_rs2, NULL, 0, 0, 0 }, > + { "c.mop.1", rv_codec_ci_none, rv_fmt_none, NULL, 0, 0, 0 }, > + { "c.mop.3", rv_codec_ci_none, rv_fmt_none, NULL, 0, 0, 0 }, > + { "c.mop.5", rv_codec_ci_none, rv_fmt_none, NULL, 0, 0, 0 }, > + { "c.mop.7", rv_codec_ci_none, rv_fmt_none, NULL, 0, 0, 0 }, > + { "c.mop.9", rv_codec_ci_none, rv_fmt_none, NULL, 0, 0, 0 }, > + { "c.mop.11", rv_codec_ci_none, rv_fmt_none, NULL, 0, 0, 0 }, > + { "c.mop.13", rv_codec_ci_none, rv_fmt_none, NULL, 0, 0, 0 }, > + { "c.mop.15", rv_codec_ci_none, rv_fmt_none, NULL, 0, 0, 0 }, > }; > > /* CSR names */ > @@ -2469,6 +2485,13 @@ static void decode_inst_opcode(rv_decode *dec, rv_isa isa) > break; > case 2: op = rv_op_c_li; break; > case 3: > + if (dec->cfg->ext_zcmop) { > + if ((((inst >> 2) & 0b111111) == 0b100000) && > + (((inst >> 11) & 0b11) == 0b0)) { > + op = rv_c_mop_1 + ((inst >> 8) & 0b111); > + break; > + } > + } > switch ((inst >> 7) & 0b11111) { > case 2: op = rv_op_c_addi16sp; break; > default: op = rv_op_c_lui; break; > -- > 2.25.1 > > ^ permalink raw reply [flat|nested] 12+ messages in thread
end of thread, other threads:[~2024-06-04 2:24 UTC | newest] Thread overview: 12+ messages (download: mbox.gz follow: Atom feed -- links below jump to the message on this page -- 2024-05-22 6:29 [PATCH 0/4] target/riscv: Implement May-Be-Operations(zimop) extension LIU Zhiwei 2024-05-22 6:29 ` [PATCH 1/4] target/riscv: Add zimop extension LIU Zhiwei 2024-05-24 9:46 ` Daniel Henrique Barboza 2024-05-26 0:32 ` LIU Zhiwei 2024-06-04 2:19 ` Alistair Francis 2024-05-22 6:29 ` [PATCH 2/4] disas/riscv: Support zimop disassemble LIU Zhiwei 2024-06-04 2:21 ` Alistair Francis 2024-05-22 6:29 ` [PATCH 3/4] target/riscv: Add zcmop extension LIU Zhiwei 2024-05-24 9:48 ` Daniel Henrique Barboza 2024-06-04 2:23 ` Alistair Francis 2024-05-22 6:29 ` [PATCH 4/4] disas/riscv: Support zcmop disassemble LIU Zhiwei 2024-06-04 2:23 ` Alistair Francis
This is a public inbox, see mirroring instructions for how to clone and mirror all data and code used for this inbox; as well as URLs for NNTP newsgroup(s).