From: Richard Henderson <richard.henderson@linaro.org>
To: qemu-devel@nongnu.org
Cc: akihiko.odaki@daynix.com, alex.bennee@linaro.org,
qemu-arm@nongnu.org, "Philippe Mathieu-Daudé" <philmd@linaro.org>
Subject: [PATCH v4 04/14] tests/tcg/aarch64: Explicitly specify register width
Date: Sun, 30 Jun 2024 12:00:40 -0700 [thread overview]
Message-ID: <20240630190050.160642-5-richard.henderson@linaro.org> (raw)
In-Reply-To: <20240630190050.160642-1-richard.henderson@linaro.org>
From: Akihiko Odaki <akihiko.odaki@daynix.com>
clang version 18.1.6 assumes a register is 64-bit by default and
complains if a 32-bit value is given. Explicitly specify register width
when passing a 32-bit value.
Signed-off-by: Akihiko Odaki <akihiko.odaki@daynix.com>
Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org>
Message-Id: <20240627-tcg-v2-3-1690a813348e@daynix.com>
---
tests/tcg/aarch64/bti-1.c | 6 +++---
tests/tcg/aarch64/bti-3.c | 6 +++---
2 files changed, 6 insertions(+), 6 deletions(-)
diff --git a/tests/tcg/aarch64/bti-1.c b/tests/tcg/aarch64/bti-1.c
index 99a879af23..1fada8108d 100644
--- a/tests/tcg/aarch64/bti-1.c
+++ b/tests/tcg/aarch64/bti-1.c
@@ -17,15 +17,15 @@ static void skip2_sigill(int sig, siginfo_t *info, ucontext_t *uc)
#define BTI_JC "hint #38"
#define BTYPE_1(DEST) \
- asm("mov %0,#1; adr x16, 1f; br x16; 1: " DEST "; mov %0,#0" \
+ asm("mov %w0,#1; adr x16, 1f; br x16; 1: " DEST "; mov %w0,#0" \
: "=r"(skipped) : : "x16")
#define BTYPE_2(DEST) \
- asm("mov %0,#1; adr x16, 1f; blr x16; 1: " DEST "; mov %0,#0" \
+ asm("mov %w0,#1; adr x16, 1f; blr x16; 1: " DEST "; mov %w0,#0" \
: "=r"(skipped) : : "x16", "x30")
#define BTYPE_3(DEST) \
- asm("mov %0,#1; adr x15, 1f; br x15; 1: " DEST "; mov %0,#0" \
+ asm("mov %w0,#1; adr x15, 1f; br x15; 1: " DEST "; mov %w0,#0" \
: "=r"(skipped) : : "x15")
#define TEST(WHICH, DEST, EXPECT) \
diff --git a/tests/tcg/aarch64/bti-3.c b/tests/tcg/aarch64/bti-3.c
index 8c534c09d7..6a3bd037bc 100644
--- a/tests/tcg/aarch64/bti-3.c
+++ b/tests/tcg/aarch64/bti-3.c
@@ -11,15 +11,15 @@ static void skip2_sigill(int sig, siginfo_t *info, ucontext_t *uc)
}
#define BTYPE_1() \
- asm("mov %0,#1; adr x16, 1f; br x16; 1: hint #25; mov %0,#0" \
+ asm("mov %w0,#1; adr x16, 1f; br x16; 1: hint #25; mov %w0,#0" \
: "=r"(skipped) : : "x16", "x30")
#define BTYPE_2() \
- asm("mov %0,#1; adr x16, 1f; blr x16; 1: hint #25; mov %0,#0" \
+ asm("mov %w0,#1; adr x16, 1f; blr x16; 1: hint #25; mov %w0,#0" \
: "=r"(skipped) : : "x16", "x30")
#define BTYPE_3() \
- asm("mov %0,#1; adr x15, 1f; br x15; 1: hint #25; mov %0,#0" \
+ asm("mov %w0,#1; adr x15, 1f; br x15; 1: hint #25; mov %w0,#0" \
: "=r"(skipped) : : "x15", "x30")
#define TEST(WHICH, EXPECT) \
--
2.34.1
next prev parent reply other threads:[~2024-06-30 19:02 UTC|newest]
Thread overview: 18+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-06-30 19:00 [PATCH v4 00/14] test/tcg: Clang build fixes for arm/aarch64 Richard Henderson
2024-06-30 19:00 ` [PATCH v4 01/14] tests/tcg/minilib: Constify digits in print_num Richard Henderson
2024-07-01 12:10 ` Philippe Mathieu-Daudé
2024-06-30 19:00 ` [PATCH v4 02/14] tests/tcg: Adjust variable defintion from cc-option Richard Henderson
2024-06-30 19:00 ` [PATCH v4 03/14] tests/tcg/aarch64: Drop -fno-tree-loop-distribute-patterns Richard Henderson
2024-06-30 19:00 ` Richard Henderson [this message]
2024-06-30 19:00 ` [PATCH v4 05/14] tests/tcg/aarch64: Fix irg operand type Richard Henderson
2024-06-30 19:00 ` [PATCH v4 06/14] tests/tcg/aarch64: Do not use x constraint Richard Henderson
2024-06-30 19:00 ` [PATCH v4 07/14] tests/tcg/aarch64: Add -fno-integrated-as for sme Richard Henderson
2024-06-30 19:00 ` [PATCH v4 08/14] tests/tcg/arm: Fix fcvt result messages Richard Henderson
2024-06-30 19:00 ` [PATCH v4 09/14] tests/tcg/arm: Drop -N from LDFLAGS Richard Henderson
2024-06-30 19:00 ` [PATCH v4 10/14] tests/tcg/arm: Use -fno-integrated-as for test-arm-iwmmxt Richard Henderson
2024-06-30 19:00 ` [PATCH v4 11/14] tests/tcg/arm: Manually register allocate half-precision numbers Richard Henderson
2024-06-30 19:00 ` [PATCH v4 12/14] tests/tcg/arm: Use -march and -mfpu for fcvt Richard Henderson
2024-06-30 19:00 ` [PATCH v4 13/14] tests/tcg/arm: Use vmrs/vmsr instead of mcr/mrc Richard Henderson
2024-06-30 19:00 ` [PATCH v4 14/14] linux-user/main: Suppress out-of-range comparison warning for clang Richard Henderson
2024-07-01 10:40 ` [PATCH v4 00/14] test/tcg: Clang build fixes for arm/aarch64 Akihiko Odaki
2024-07-04 19:55 ` Alex Bennée
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20240630190050.160642-5-richard.henderson@linaro.org \
--to=richard.henderson@linaro.org \
--cc=akihiko.odaki@daynix.com \
--cc=alex.bennee@linaro.org \
--cc=philmd@linaro.org \
--cc=qemu-arm@nongnu.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).