From: Jamin Lin via <qemu-devel@nongnu.org>
To: "Cédric Le Goater" <clg@kaod.org>,
"Peter Maydell" <peter.maydell@linaro.org>,
"Steven Lee" <steven_lee@aspeedtech.com>,
"Troy Lee" <leetroy@gmail.com>,
"Andrew Jeffery" <andrew@codeconstruct.com.au>,
"Joel Stanley" <joel@jms.id.au>, "Cleber Rosa" <crosa@redhat.com>,
"Philippe Mathieu-Daudé" <philmd@linaro.org>,
"Wainer dos Santos Moschetta" <wainersm@redhat.com>,
"Beraldo Leal" <bleal@redhat.com>,
"open list:ASPEED BMCs" <qemu-arm@nongnu.org>,
"open list:All patches CC here" <qemu-devel@nongnu.org>
Cc: <jamin_lin@aspeedtech.com>, <troy_lee@aspeedtech.com>,
<yunlin.tang@aspeedtech.com>
Subject: [PATCH v2 08/11] aspeed/soc: introduce a new API to get the INTC orgate information
Date: Thu, 8 Aug 2024 10:49:13 +0800 [thread overview]
Message-ID: <20240808024916.1262715-9-jamin_lin@aspeedtech.com> (raw)
In-Reply-To: <20240808024916.1262715-1-jamin_lin@aspeedtech.com>
Currently, users can set the intc mapping table with
enumerated device id and device irq to get the INTC orgate
input pins. However, some devices use the continuous bits number in the
same orgate. To reduce the enumerated device id definition,
create a new API to get the INTC orgate index and source bit number
if users only provide the start bus number of device.
Signed-off-by: Jamin Lin <jamin_lin@aspeedtech.com>
---
hw/arm/aspeed_ast27x0.c | 26 ++++++++++++++++++++++++++
1 file changed, 26 insertions(+)
diff --git a/hw/arm/aspeed_ast27x0.c b/hw/arm/aspeed_ast27x0.c
index 4257b5e8af..0bbd66110b 100644
--- a/hw/arm/aspeed_ast27x0.c
+++ b/hw/arm/aspeed_ast27x0.c
@@ -164,6 +164,11 @@ struct gic_intc_irq_info {
const int *ptr;
};
+struct gic_intc_orgate_info {
+ int index;
+ int int_num;
+};
+
static const struct gic_intc_irq_info aspeed_soc_ast2700_gic_intcmap[] = {
{128, aspeed_soc_ast2700_gic128_intcmap},
{129, NULL},
@@ -193,6 +198,27 @@ static qemu_irq aspeed_soc_ast2700_get_irq(AspeedSoCState *s, int dev)
return qdev_get_gpio_in(DEVICE(&a->gic), sc->irqmap[dev]);
}
+static void aspeed_soc_ast2700_get_intc_orgate(AspeedSoCState *s, int dev,
+ struct gic_intc_orgate_info *orgate_info)
+{
+ AspeedSoCClass *sc = ASPEED_SOC_GET_CLASS(s);
+ int i;
+
+ for (i = 0; i < ARRAY_SIZE(aspeed_soc_ast2700_gic_intcmap); i++) {
+ if (sc->irqmap[dev] == aspeed_soc_ast2700_gic_intcmap[i].irq) {
+ assert(aspeed_soc_ast2700_gic_intcmap[i].ptr);
+ orgate_info->index = i;
+ orgate_info->int_num = aspeed_soc_ast2700_gic_intcmap[i].ptr[dev];
+ return;
+ }
+ }
+
+ /*
+ * Invalid orgate index, device irq should be 128 to 136.
+ */
+ g_assert_not_reached();
+}
+
static uint64_t aspeed_ram_capacity_read(void *opaque, hwaddr addr,
unsigned int size)
{
--
2.34.1
next prev parent reply other threads:[~2024-08-08 2:51 UTC|newest]
Thread overview: 27+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-08-08 2:49 [PATCH v2 00/11] support I2C for AST2700 Jamin Lin via
2024-08-08 2:49 ` [PATCH v2 01/11] hw/i2c/aspeed: support discontinuous register memory region of I2C bus Jamin Lin via
2024-09-02 13:08 ` Cédric Le Goater
2024-08-08 2:49 ` [PATCH v2 02/11] hw/i2c/aspeed: introduce a new bus pool buffer attribute in AspeedI2Cbus Jamin Lin via
2024-08-08 2:49 ` [PATCH v2 03/11] hw/i2c/aspeed: support discontinuous poll buffer memory region of I2C bus Jamin Lin via
2024-09-02 13:08 ` Cédric Le Goater
2024-08-08 2:49 ` [PATCH v2 04/11] hw/i2c/aspeed: introduce a new dma_dram_offset attribute in AspeedI2Cbus Jamin Lin via
2024-09-02 13:14 ` Cédric Le Goater
2024-09-02 13:22 ` Cédric Le Goater
2024-09-03 2:27 ` Jamin Lin
2024-08-08 2:49 ` [PATCH v2 05/11] hw/i2c/aspeed: Add AST2700 support Jamin Lin via
2024-09-02 13:14 ` Cédric Le Goater
2024-08-08 2:49 ` [PATCH v2 06/11] hw/i2c/aspeed: support Tx/Rx buffer 64 bits address Jamin Lin via
2024-09-02 13:26 ` Cédric Le Goater
2024-09-03 2:47 ` Jamin Lin
2024-08-08 2:49 ` [PATCH v2 07/11] hw/i2c/aspeed: support high part dram offset for DMA 64 bits Jamin Lin via
2024-09-02 13:28 ` Cédric Le Goater
2024-09-03 3:06 ` Jamin Lin
2024-09-03 7:08 ` Cédric Le Goater
2024-09-03 7:10 ` Jamin Lin
2024-08-08 2:49 ` Jamin Lin via [this message]
2024-09-02 14:53 ` [PATCH v2 08/11] aspeed/soc: introduce a new API to get the INTC orgate information Cédric Le Goater
2024-09-03 6:35 ` Jamin Lin
2024-08-08 2:49 ` [PATCH v2 09/11] aspeed/soc: support I2C for AST2700 Jamin Lin via
2024-08-08 2:49 ` [PATCH v2 10/11] aspeed: add tmp105 in i2c bus 0 " Jamin Lin via
2024-08-08 2:49 ` [PATCH v2 11/11] machine_aspeed.py: update to test I2C " Jamin Lin via
2024-09-02 13:41 ` Cédric Le Goater
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20240808024916.1262715-9-jamin_lin@aspeedtech.com \
--to=qemu-devel@nongnu.org \
--cc=andrew@codeconstruct.com.au \
--cc=bleal@redhat.com \
--cc=clg@kaod.org \
--cc=crosa@redhat.com \
--cc=jamin_lin@aspeedtech.com \
--cc=joel@jms.id.au \
--cc=leetroy@gmail.com \
--cc=peter.maydell@linaro.org \
--cc=philmd@linaro.org \
--cc=qemu-arm@nongnu.org \
--cc=steven_lee@aspeedtech.com \
--cc=troy_lee@aspeedtech.com \
--cc=wainersm@redhat.com \
--cc=yunlin.tang@aspeedtech.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).