From: "Philippe Mathieu-Daudé" <philmd@linaro.org>
To: qemu-devel@nongnu.org
Cc: "Philippe Mathieu-Daudé" <philmd@linaro.org>
Subject: [PULL 00/29] Misc HW patches for 2024-11-05
Date: Tue, 5 Nov 2024 22:46:58 +0000 [thread overview]
Message-ID: <20241105224727.53059-1-philmd@linaro.org> (raw)
The following changes since commit 44a9394b1d272b53306d097d4bc20ff7ad14b159:
Merge tag 'pull-nvme-20241104' of https://gitlab.com/birkelund/qemu into staging (2024-11-05 14:23:22 +0000)
are available in the Git repository at:
https://github.com/philmd/qemu.git tags/hw-misc-20241105
for you to fetch changes up to ddbb025aa942a5f4db66c6b09c2c69035e51a0d2:
hw/riscv/iommu: fix build error with clang (2024-11-05 22:46:39 +0000)
----------------------------------------------------------------
Misc HW patch queue
- Deprecate a pair of untested microblaze big-endian machines (Philippe)
- Arch-agnostic CPU topology checks at machine level (Zhao)
- Cleanups on PPC E500 (Bernhard)
- Various conversions to DEFINE_TYPES() macro (Bernhard)
- Fix RISC-V _pext_u64() name clashing (Pierrick)
----------------------------------------------------------------
Bernhard Beschow (17):
hw/ppc/e500: Prefer QOM cast
hw/ppc/e500: Remove unused "irqs" parameter
hw/ppc/e500: Add missing device tree properties to i2c controller node
hw/ppc/mpc8544_guts: Populate POR PLL ratio status register
hw/i2c/mpc_i2c: Convert DPRINTF to trace events for register access
hw/i2c/mpc_i2c: Prefer DEFINE_TYPES() macro
hw/pci-host/ppce500: Reuse TYPE_PPC_E500_PCI_BRIDGE define
hw/pci-host/ppce500: Prefer DEFINE_TYPES() macro
hw/net/fsl_etsec/miim: Reuse MII constants
hw/net/fsl_etsec/etsec: Prefer DEFINE_TYPES() macro
hw/gpio/mpc8xxx: Prefer DEFINE_TYPES() macro
hw/ppc/mpc8544_guts: Prefer DEFINE_TYPES() macro
hw/sd/sdhci: Prefer DEFINE_TYPES() macro
hw/block/pflash_cfi01: Prefer DEFINE_TYPES() macro
hw/i2c/smbus_eeprom: Prefer DEFINE_TYPES() macro
hw/rtc/ds1338: Prefer DEFINE_TYPES() macro
hw/usb/hcd-ehci-sysbus: Prefer DEFINE_TYPES() macro
Philippe Mathieu-Daudé (6):
target/microblaze: Rename CPU endianness property as 'little-endian'
hw/microblaze: Deprecate big-endian petalogix-ml605 & xlnx-zynqmp-pmu
hw/microblaze/s3adsp1800: Explicit CPU endianness
hw/microblaze/s3adsp1800: Rename unimplemented MMIO region as xps_gpio
hw/microblaze/s3adsp1800: Declare machine type using DEFINE_TYPES
macro
hw/core/machine: Add missing 'units.h' and 'error-report.h' headers
Pierrick Bouvier (1):
hw/riscv/iommu: fix build error with clang
Zhao Liu (5):
i386/cpu: Don't enumerate the "invalid" CPU topology level
hw/core: Make CPU topology enumeration arch-agnostic
qapi/qom: Define cache enumeration and properties for machine
hw/core: Check smp cache topology support for machine
hw/core: Add a helper to check the cache topology level
docs/about/deprecated.rst | 6 +
.../devices/microblaze-softmmu/default.mak | 2 -
.../devices/microblazeel-softmmu/default.mak | 5 +-
qapi/machine-common.json | 94 ++++++++++-
include/hw/boards.h | 16 ++
include/hw/i386/topology.h | 22 +--
target/i386/cpu.h | 4 +-
hw/block/pflash_cfi01.c | 21 +--
hw/core/machine-smp.c | 126 +++++++++++++++
hw/core/machine.c | 46 ++++++
hw/gpio/mpc8xxx.c | 22 ++-
hw/i2c/mpc_i2c.c | 29 ++--
hw/i2c/smbus_eeprom.c | 19 +--
hw/i386/x86-common.c | 4 +-
hw/microblaze/petalogix_ml605_mmu.c | 9 +-
hw/microblaze/petalogix_s3adsp1800_mmu.c | 21 ++-
hw/microblaze/xlnx-zynqmp-pmu.c | 10 +-
hw/net/fsl_etsec/etsec.c | 22 ++-
hw/net/fsl_etsec/miim.c | 19 +--
hw/pci-host/ppce500.c | 44 +++--
hw/ppc/e500.c | 10 +-
hw/ppc/mpc8544_guts.c | 32 ++--
hw/riscv/riscv-iommu.c | 23 ++-
hw/rtc/ds1338.c | 20 +--
hw/sd/sdhci.c | 62 +++----
hw/usb/hcd-ehci-sysbus.c | 118 ++++++--------
target/i386/cpu.c | 151 +++++++++---------
target/microblaze/cpu.c | 2 +-
hw/i2c/trace-events | 5 +
29 files changed, 616 insertions(+), 348 deletions(-)
--
2.45.2
next reply other threads:[~2024-11-05 22:48 UTC|newest]
Thread overview: 34+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-11-05 22:46 Philippe Mathieu-Daudé [this message]
2024-11-05 22:46 ` [PULL 01/29] target/microblaze: Rename CPU endianness property as 'little-endian' Philippe Mathieu-Daudé
2024-11-05 22:47 ` [PULL 02/29] hw/microblaze: Deprecate big-endian petalogix-ml605 & xlnx-zynqmp-pmu Philippe Mathieu-Daudé
2024-11-05 22:47 ` [PULL 03/29] hw/microblaze/s3adsp1800: Explicit CPU endianness Philippe Mathieu-Daudé
2024-11-05 22:47 ` [PULL 04/29] hw/microblaze/s3adsp1800: Rename unimplemented MMIO region as xps_gpio Philippe Mathieu-Daudé
2024-11-05 22:47 ` [PULL 05/29] hw/microblaze/s3adsp1800: Declare machine type using DEFINE_TYPES macro Philippe Mathieu-Daudé
2024-11-05 22:47 ` [PULL 06/29] hw/core/machine: Add missing 'units.h' and 'error-report.h' headers Philippe Mathieu-Daudé
2024-11-05 22:47 ` [PULL 07/29] i386/cpu: Don't enumerate the "invalid" CPU topology level Philippe Mathieu-Daudé
2024-11-05 22:47 ` [PULL 08/29] hw/core: Make CPU topology enumeration arch-agnostic Philippe Mathieu-Daudé
2024-11-05 22:47 ` [PULL 09/29] qapi/qom: Define cache enumeration and properties for machine Philippe Mathieu-Daudé
2024-11-08 19:10 ` Peter Maydell
2024-11-10 14:04 ` Zhao Liu
2024-11-05 22:47 ` [PULL 10/29] hw/core: Check smp cache topology support " Philippe Mathieu-Daudé
2024-11-08 19:16 ` Peter Maydell
2024-11-10 14:12 ` Zhao Liu
2024-11-05 22:47 ` [PULL 11/29] hw/core: Add a helper to check the cache topology level Philippe Mathieu-Daudé
2024-11-05 22:47 ` [PULL 12/29] hw/ppc/e500: Prefer QOM cast Philippe Mathieu-Daudé
2024-11-05 22:47 ` [PULL 13/29] hw/ppc/e500: Remove unused "irqs" parameter Philippe Mathieu-Daudé
2024-11-05 22:47 ` [PULL 14/29] hw/ppc/e500: Add missing device tree properties to i2c controller node Philippe Mathieu-Daudé
2024-11-05 22:47 ` [PULL 15/29] hw/ppc/mpc8544_guts: Populate POR PLL ratio status register Philippe Mathieu-Daudé
2024-11-05 22:47 ` [PULL 16/29] hw/i2c/mpc_i2c: Convert DPRINTF to trace events for register access Philippe Mathieu-Daudé
2024-11-05 22:47 ` [PULL 17/29] hw/i2c/mpc_i2c: Prefer DEFINE_TYPES() macro Philippe Mathieu-Daudé
2024-11-05 22:47 ` [PULL 18/29] hw/pci-host/ppce500: Reuse TYPE_PPC_E500_PCI_BRIDGE define Philippe Mathieu-Daudé
2024-11-05 22:47 ` [PULL 19/29] hw/pci-host/ppce500: Prefer DEFINE_TYPES() macro Philippe Mathieu-Daudé
2024-11-05 22:47 ` [PULL 20/29] hw/net/fsl_etsec/miim: Reuse MII constants Philippe Mathieu-Daudé
2024-11-05 22:47 ` [PULL 21/29] hw/net/fsl_etsec/etsec: Prefer DEFINE_TYPES() macro Philippe Mathieu-Daudé
2024-11-05 22:47 ` [PULL 22/29] hw/gpio/mpc8xxx: " Philippe Mathieu-Daudé
2024-11-05 22:47 ` [PULL 23/29] hw/ppc/mpc8544_guts: " Philippe Mathieu-Daudé
2024-11-05 22:47 ` [PULL 24/29] hw/sd/sdhci: " Philippe Mathieu-Daudé
2024-11-05 22:47 ` [PULL 25/29] hw/block/pflash_cfi01: " Philippe Mathieu-Daudé
2024-11-05 22:47 ` [PULL 26/29] hw/i2c/smbus_eeprom: " Philippe Mathieu-Daudé
2024-11-05 22:47 ` [PULL 27/29] hw/rtc/ds1338: " Philippe Mathieu-Daudé
2024-11-05 22:47 ` [PULL 28/29] hw/usb/hcd-ehci-sysbus: " Philippe Mathieu-Daudé
2024-11-05 22:47 ` [PULL 29/29] hw/riscv/iommu: fix build error with clang Philippe Mathieu-Daudé
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20241105224727.53059-1-philmd@linaro.org \
--to=philmd@linaro.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).