From: "Michael S. Tsirkin" <mst@redhat.com>
To: qemu-devel@nongnu.org
Cc: Peter Maydell <peter.maydell@linaro.org>
Subject: Re: [PULL 00/48] virtio,pc,pci: features, fixes, cleanups
Date: Thu, 16 Jan 2025 02:06:05 -0500 [thread overview]
Message-ID: <20250116020536-mutt-send-email-mst@kernel.org> (raw)
In-Reply-To: <cover.1736964487.git.mst@redhat.com>
On Wed, Jan 15, 2025 at 01:08:28PM -0500, Michael S. Tsirkin wrote:
> The following changes since commit 7433709a147706ad7d1956b15669279933d0f82b:
>
> Merge tag 'hw-misc-20250113' of https://github.com/philmd/qemu into staging (2025-01-14 12:46:56 -0500)
>
> are available in the Git repository at:
>
> https://git.kernel.org/pub/scm/virt/kvm/mst/qemu.git tags/for_upstream
>
> for you to fetch changes up to 60f543ad917fad731e39ff8ce2ca83b9a9cc9d90:
>
> virtio-net: vhost-user: Implement internal migration (2025-01-15 13:07:34 -0500)
OK I missed including David's patch but he'll merge it himself.
So the request stands.
> ----------------------------------------------------------------
> virtio,pc,pci: features, fixes, cleanups
>
> The big thing here are:
> stage-1 translation in vtd
> internal migration in vhost-user
> ghes driver preparation for error injection
> new resource uuid feature in virtio gpu
>
> And as usual, fixes and cleanups.
>
> Signed-off-by: Michael S. Tsirkin <mst@redhat.com>
>
> ----------------------------------------------------------------
> Clément Mathieu--Drif (4):
> intel_iommu: Check if the input address is canonical
> intel_iommu: Set accessed and dirty bits during stage-1 translation
> intel_iommu: Add an internal API to find an address space with PASID
> intel_iommu: Add support for PASID-based device IOTLB invalidation
>
> Dorinda Bassey (1):
> virtio-gpu: Add definition for resource_uuid feature
>
> Igor Mammedov (6):
> tests: acpi: whitelist expected blobs
> cpuhp: make sure that remove events are handled within the same SCI
> tests: acpi: update expected blobs
> tests: acpi: whitelist expected blobs
> pci: acpi: Windows 'PCI Label Id' bug workaround
> tests: acpi: update expected blobs
>
> Laurent Vivier (2):
> vhost: Add stubs for the migration state transfer interface
> virtio-net: vhost-user: Implement internal migration
>
> Li Zhijian (1):
> hw/cxl: Fix msix_notify: Assertion `vector < dev->msix_entries_nr`
>
> Mauro Carvalho Chehab (16):
> acpi/ghes: get rid of ACPI_HEST_SRC_ID_RESERVED
> acpi/ghes: simplify acpi_ghes_record_errors() code
> acpi/ghes: simplify the per-arch caller to build HEST table
> acpi/ghes: better handle source_id and notification
> acpi/ghes: Fix acpi_ghes_record_errors() argument
> acpi/ghes: Remove a duplicated out of bounds check
> acpi/ghes: Change the type for source_id
> acpi/ghes: don't check if physical_address is not zero
> acpi/ghes: make the GHES record generation more generic
> acpi/ghes: better name GHES memory error function
> acpi/ghes: don't crash QEMU if ghes GED is not found
> acpi/ghes: rename etc/hardware_error file macros
> acpi/ghes: better name the offset of the hardware error firmware
> acpi/ghes: move offset calculus to a separate function
> acpi/ghes: Change ghes fill logic to work with only one source
> docs: acpi_hest_ghes: fix documentation for CPER size
>
> Nicholas Piggin (1):
> pci/msix: Fix msix pba read vector poll end calculation
>
> Sebastian Ott (1):
> pci: ensure valid link status bits for downstream ports
>
> Yi Liu (2):
> intel_iommu: Rename slpte to pte
> intel_iommu: Implement stage-1 translation
>
> Yu Zhang (1):
> intel_iommu: Use the latest fault reasons defined by spec
>
> Zhenzhong Duan (13):
> intel_iommu: Make pasid entry type check accurate
> intel_iommu: Add a placeholder variable for scalable mode stage-1 translation
> intel_iommu: Flush stage-2 cache in PASID-selective PASID-based iotlb invalidation
> intel_iommu: Check stage-1 translation result with interrupt range
> intel_iommu: Flush stage-1 cache in iotlb invalidation
> intel_iommu: Process PASID-based iotlb invalidation
> intel_iommu: piotlb invalidation should notify unmap
> tests/acpi: q35: allow DMAR acpi table changes
> intel_iommu: Set default aw_bits to 48 starting from QEMU 9.2
> tests/acpi: q35: Update host address width in DMAR
> intel_iommu: Introduce a property x-flts for stage-1 translation
> intel_iommu: Introduce a property to control FS1GP cap bit setting
> tests/qtest: Add intel-iommu test
>
> hw/i386/intel_iommu_internal.h | 101 ++-
> include/hw/acpi/ghes.h | 16 +-
> include/hw/i386/intel_iommu.h | 8 +-
> include/hw/virtio/vhost.h | 23 +
> include/hw/virtio/virtio-gpu.h | 3 +
> hw/acpi/cpu.c | 43 +-
> hw/acpi/generic_event_device.c | 4 +-
> hw/acpi/ghes-stub.c | 2 +-
> hw/acpi/ghes.c | 256 ++++----
> hw/arm/virt-acpi-build.c | 5 +-
> hw/display/vhost-user-gpu.c | 8 +
> hw/display/virtio-gpu-base.c | 3 +
> hw/i386/acpi-build.c | 33 +-
> hw/i386/intel_iommu.c | 734 +++++++++++++++++-----
> hw/i386/pc.c | 1 +
> hw/mem/cxl_type3.c | 2 +-
> hw/net/virtio-net.c | 135 +++-
> hw/pci/msix.c | 2 +-
> hw/pci/pcie.c | 12 +-
> target/arm/kvm.c | 2 +-
> tests/qtest/intel-iommu-test.c | 64 ++
> MAINTAINERS | 1 +
> docs/specs/acpi_hest_ghes.rst | 6 +-
> tests/data/acpi/x86/pc/DSDT | Bin 8526 -> 8611 bytes
> tests/data/acpi/x86/pc/DSDT.acpierst | Bin 8437 -> 8522 bytes
> tests/data/acpi/x86/pc/DSDT.acpihmat | Bin 9851 -> 9936 bytes
> tests/data/acpi/x86/pc/DSDT.bridge | Bin 15397 -> 15482 bytes
> tests/data/acpi/x86/pc/DSDT.cphp | Bin 8990 -> 9075 bytes
> tests/data/acpi/x86/pc/DSDT.dimmpxm | Bin 10180 -> 10265 bytes
> tests/data/acpi/x86/pc/DSDT.hpbridge | Bin 8477 -> 8562 bytes
> tests/data/acpi/x86/pc/DSDT.hpbrroot | Bin 5033 -> 5100 bytes
> tests/data/acpi/x86/pc/DSDT.ipmikcs | Bin 8598 -> 8683 bytes
> tests/data/acpi/x86/pc/DSDT.memhp | Bin 9885 -> 9970 bytes
> tests/data/acpi/x86/pc/DSDT.nohpet | Bin 8384 -> 8469 bytes
> tests/data/acpi/x86/pc/DSDT.numamem | Bin 8532 -> 8617 bytes
> tests/data/acpi/x86/pc/DSDT.roothp | Bin 12319 -> 12404 bytes
> tests/data/acpi/x86/q35/DMAR.dmar | Bin 120 -> 120 bytes
> tests/data/acpi/x86/q35/DSDT | Bin 8355 -> 8440 bytes
> tests/data/acpi/x86/q35/DSDT.acpierst | Bin 8372 -> 8457 bytes
> tests/data/acpi/x86/q35/DSDT.acpihmat | Bin 9680 -> 9765 bytes
> tests/data/acpi/x86/q35/DSDT.acpihmat-generic-x | Bin 12565 -> 12650 bytes
> tests/data/acpi/x86/q35/DSDT.acpihmat-noinitiator | Bin 8634 -> 8719 bytes
> tests/data/acpi/x86/q35/DSDT.applesmc | Bin 8401 -> 8486 bytes
> tests/data/acpi/x86/q35/DSDT.bridge | Bin 11968 -> 12053 bytes
> tests/data/acpi/x86/q35/DSDT.core-count | Bin 12913 -> 12998 bytes
> tests/data/acpi/x86/q35/DSDT.core-count2 | Bin 33770 -> 33855 bytes
> tests/data/acpi/x86/q35/DSDT.cphp | Bin 8819 -> 8904 bytes
> tests/data/acpi/x86/q35/DSDT.cxl | Bin 13146 -> 13231 bytes
> tests/data/acpi/x86/q35/DSDT.dimmpxm | Bin 10009 -> 10094 bytes
> tests/data/acpi/x86/q35/DSDT.ipmibt | Bin 8430 -> 8515 bytes
> tests/data/acpi/x86/q35/DSDT.ipmismbus | Bin 8443 -> 8528 bytes
> tests/data/acpi/x86/q35/DSDT.ivrs | Bin 8372 -> 8457 bytes
> tests/data/acpi/x86/q35/DSDT.memhp | Bin 9714 -> 9799 bytes
> tests/data/acpi/x86/q35/DSDT.mmio64 | Bin 9485 -> 9570 bytes
> tests/data/acpi/x86/q35/DSDT.multi-bridge | Bin 13208 -> 13293 bytes
> tests/data/acpi/x86/q35/DSDT.noacpihp | Bin 8235 -> 8302 bytes
> tests/data/acpi/x86/q35/DSDT.nohpet | Bin 8213 -> 8298 bytes
> tests/data/acpi/x86/q35/DSDT.numamem | Bin 8361 -> 8446 bytes
> tests/data/acpi/x86/q35/DSDT.pvpanic-isa | Bin 8456 -> 8541 bytes
> tests/data/acpi/x86/q35/DSDT.thread-count | Bin 12913 -> 12998 bytes
> tests/data/acpi/x86/q35/DSDT.thread-count2 | Bin 33770 -> 33855 bytes
> tests/data/acpi/x86/q35/DSDT.tis.tpm12 | Bin 8961 -> 9046 bytes
> tests/data/acpi/x86/q35/DSDT.tis.tpm2 | Bin 8987 -> 9072 bytes
> tests/data/acpi/x86/q35/DSDT.type4-count | Bin 18589 -> 18674 bytes
> tests/data/acpi/x86/q35/DSDT.viot | Bin 14612 -> 14697 bytes
> tests/data/acpi/x86/q35/DSDT.xapic | Bin 35718 -> 35803 bytes
> tests/qtest/meson.build | 1 +
> 67 files changed, 1132 insertions(+), 333 deletions(-)
> create mode 100644 tests/qtest/intel-iommu-test.c
>
next prev parent reply other threads:[~2025-01-16 7:06 UTC|newest]
Thread overview: 56+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-01-15 18:08 [PULL 00/48] virtio,pc,pci: features, fixes, cleanups Michael S. Tsirkin
2025-01-15 18:08 ` [PULL 01/48] virtio-gpu: Add definition for resource_uuid feature Michael S. Tsirkin
2025-01-15 18:08 ` [PULL 02/48] pci: ensure valid link status bits for downstream ports Michael S. Tsirkin
2025-01-15 18:08 ` [PULL 03/48] tests: acpi: whitelist expected blobs Michael S. Tsirkin
2025-01-15 18:08 ` [PULL 04/48] cpuhp: make sure that remove events are handled within the same SCI Michael S. Tsirkin
2025-01-15 18:08 ` [PULL 05/48] tests: acpi: update expected blobs Michael S. Tsirkin
2025-01-15 18:08 ` [PULL 06/48] intel_iommu: Use the latest fault reasons defined by spec Michael S. Tsirkin
2025-01-15 18:08 ` [PULL 07/48] intel_iommu: Make pasid entry type check accurate Michael S. Tsirkin
2025-01-15 18:08 ` [PULL 08/48] intel_iommu: Add a placeholder variable for scalable mode stage-1 translation Michael S. Tsirkin
2025-01-15 18:08 ` [PULL 09/48] intel_iommu: Flush stage-2 cache in PASID-selective PASID-based iotlb invalidation Michael S. Tsirkin
2025-01-15 18:08 ` [PULL 10/48] intel_iommu: Rename slpte to pte Michael S. Tsirkin
2025-01-15 18:09 ` [PULL 11/48] intel_iommu: Implement stage-1 translation Michael S. Tsirkin
2025-01-15 18:09 ` [PULL 12/48] intel_iommu: Check if the input address is canonical Michael S. Tsirkin
2025-01-15 18:09 ` [PULL 13/48] intel_iommu: Check stage-1 translation result with interrupt range Michael S. Tsirkin
2025-01-15 18:09 ` [PULL 14/48] intel_iommu: Set accessed and dirty bits during stage-1 translation Michael S. Tsirkin
2025-01-15 18:09 ` [PULL 15/48] intel_iommu: Flush stage-1 cache in iotlb invalidation Michael S. Tsirkin
2025-01-15 18:09 ` [PULL 16/48] intel_iommu: Process PASID-based " Michael S. Tsirkin
2025-01-15 18:09 ` [PULL 17/48] intel_iommu: Add an internal API to find an address space with PASID Michael S. Tsirkin
2025-01-15 18:09 ` [PULL 18/48] intel_iommu: Add support for PASID-based device IOTLB invalidation Michael S. Tsirkin
2025-01-15 18:09 ` [PULL 19/48] intel_iommu: piotlb invalidation should notify unmap Michael S. Tsirkin
2025-01-15 18:09 ` [PULL 20/48] tests/acpi: q35: allow DMAR acpi table changes Michael S. Tsirkin
2025-01-15 18:09 ` [PULL 21/48] intel_iommu: Set default aw_bits to 48 starting from QEMU 9.2 Michael S. Tsirkin
2025-01-15 18:09 ` [PULL 22/48] tests/acpi: q35: Update host address width in DMAR Michael S. Tsirkin
2025-01-15 18:09 ` [PULL 23/48] intel_iommu: Introduce a property x-flts for stage-1 translation Michael S. Tsirkin
2025-01-15 18:09 ` [PULL 24/48] intel_iommu: Introduce a property to control FS1GP cap bit setting Michael S. Tsirkin
2025-01-15 18:09 ` [PULL 25/48] tests/qtest: Add intel-iommu test Michael S. Tsirkin
2025-01-15 18:09 ` [PULL 26/48] pci/msix: Fix msix pba read vector poll end calculation Michael S. Tsirkin
2025-01-15 18:09 ` [PULL 27/48] acpi/ghes: get rid of ACPI_HEST_SRC_ID_RESERVED Michael S. Tsirkin
2025-01-15 18:09 ` [PULL 28/48] acpi/ghes: simplify acpi_ghes_record_errors() code Michael S. Tsirkin
2025-01-15 18:09 ` [PULL 29/48] acpi/ghes: simplify the per-arch caller to build HEST table Michael S. Tsirkin
2025-01-15 18:10 ` [PULL 30/48] acpi/ghes: better handle source_id and notification Michael S. Tsirkin
2025-01-15 18:10 ` [PULL 31/48] acpi/ghes: Fix acpi_ghes_record_errors() argument Michael S. Tsirkin
2025-01-15 18:10 ` [PULL 32/48] acpi/ghes: Remove a duplicated out of bounds check Michael S. Tsirkin
2025-01-15 18:10 ` [PULL 33/48] acpi/ghes: Change the type for source_id Michael S. Tsirkin
2025-01-15 18:10 ` [PULL 34/48] acpi/ghes: don't check if physical_address is not zero Michael S. Tsirkin
2025-01-15 18:10 ` [PULL 35/48] acpi/ghes: make the GHES record generation more generic Michael S. Tsirkin
2025-01-15 18:10 ` [PULL 36/48] acpi/ghes: better name GHES memory error function Michael S. Tsirkin
2025-01-15 18:10 ` [PULL 37/48] acpi/ghes: don't crash QEMU if ghes GED is not found Michael S. Tsirkin
2025-01-15 18:10 ` [PULL 38/48] acpi/ghes: rename etc/hardware_error file macros Michael S. Tsirkin
2025-01-15 18:10 ` [PULL 39/48] acpi/ghes: better name the offset of the hardware error firmware Michael S. Tsirkin
2025-01-15 18:10 ` [PULL 40/48] acpi/ghes: move offset calculus to a separate function Michael S. Tsirkin
2025-01-15 18:10 ` [PULL 41/48] acpi/ghes: Change ghes fill logic to work with only one source Michael S. Tsirkin
2025-01-15 18:10 ` [PULL 42/48] docs: acpi_hest_ghes: fix documentation for CPER size Michael S. Tsirkin
2025-01-15 18:10 ` [PULL 43/48] tests: acpi: whitelist expected blobs Michael S. Tsirkin
2025-01-15 18:10 ` [PULL 44/48] pci: acpi: Windows 'PCI Label Id' bug workaround Michael S. Tsirkin
2025-01-15 18:10 ` [PULL 45/48] tests: acpi: update expected blobs Michael S. Tsirkin
2025-01-15 18:10 ` [PULL 46/48] hw/cxl: Fix msix_notify: Assertion `vector < dev->msix_entries_nr` Michael S. Tsirkin
2025-01-15 18:10 ` [PULL 47/48] vhost: Add stubs for the migration state transfer interface Michael S. Tsirkin
2025-01-15 18:11 ` [PULL 48/48] virtio-net: vhost-user: Implement internal migration Michael S. Tsirkin
2025-01-15 18:15 ` [PULL 00/48] virtio,pc,pci: features, fixes, cleanups David Woodhouse
2025-01-15 22:42 ` Michael S. Tsirkin
2025-01-15 23:05 ` David Woodhouse
2025-01-16 7:05 ` Michael S. Tsirkin
2025-01-16 14:06 ` David Woodhouse
2025-01-16 7:06 ` Michael S. Tsirkin [this message]
2025-01-16 22:10 ` Stefan Hajnoczi
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20250116020536-mutt-send-email-mst@kernel.org \
--to=mst@redhat.com \
--cc=peter.maydell@linaro.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).