From: "Philippe Mathieu-Daudé" <philmd@linaro.org>
To: qemu-devel@nongnu.org
Subject: [PULL 00/38] Accelerators & CPU patches for 2025-03-09
Date: Sun, 9 Mar 2025 18:51:29 +0100 [thread overview]
Message-ID: <20250309175207.43828-1-philmd@linaro.org> (raw)
The following changes since commit d9a4282c4b690e45d25c2b933f318bb41eeb271d:
Merge tag 'pull-tcg-20250308' of https://gitlab.com/rth7680/qemu into staging (2025-03-09 11:45:00 +0800)
are available in the Git repository at:
https://github.com/philmd/qemu.git tags/accel-cpus-20250309
for you to fetch changes up to 8ff6ff09b9890ba390395d7510eca1025f7284df:
MAINTAINERS: Consolidate core exec/vCPU handling section (2025-03-09 17:00:47 +0100)
----------------------------------------------------------------
Generic CPUs / accelerators patch queue
- Reduce "exec/tb-flush.h" inclusion on linux-user
- Consider alignment in bsd-user's mmap_find_vma()
- Unify MMAP common user emulation API
- Simplify cpu-target.c further
- Prefer cached CpuClass over CPU_GET_CLASS() macro
- Restrict CPU has_work() handlers to system emulation
- Consolidate core exec/vCPU section in MAINTAINERS
Following spurious checkpatch error deliberately ignored:
8/38 Checking commit e27fa95fb9d1 (accel: Prefer cached CpuClass over CPU_GET_CLASS() macro)
ERROR: space prohibited after that '&&' (ctx:ExW)
#112: FILE: accel/tcg/watchpoint.c:120:
+ && cpu->cc->tcg_ops->debug_check_watchpoint
^
total: 1 errors, 0 warnings, 74 lines checked
----------------------------------------------------------------
Philippe Mathieu-Daudé (38):
linux-user: Only include 'exec/tb-flush.h' header when necessary
bsd-user: Always use mmap_find_vma_aligned() in target_mmap()
bsd-user: Propagate alignment argument to mmap_find_vma()
user: Extract common MMAP API to 'user/mmap.h'
cpus: Register VMState per user / system emulation
cpus: Build cpu_exec_[un]realizefn() methods once
cpus: Prefer cached CpuClass over CPU_GET_CLASS() macro
accel: Prefer cached CpuClass over CPU_GET_CLASS() macro
user: Prefer cached CpuClass over CPU_GET_CLASS() macro
disas: Prefer cached CpuClass over CPU_GET_CLASS() macro
gdbstub: Prefer cached CpuClass over CPU_GET_CLASS() macro
hw/acpi: Prefer cached CpuClass over CPU_GET_CLASS() macro
target/arm: Prefer cached CpuClass over CPU_GET_CLASS() macro
cpus: Restrict cpu_has_work() to system emulation
cpus: Un-inline cpu_has_work()
cpus: Introduce SysemuCPUOps::has_work() handler
target/alpha: Move has_work() from CPUClass to SysemuCPUOps
target/arm: Move has_work() from CPUClass to SysemuCPUOps
target/avr: Move has_work() from CPUClass to SysemuCPUOps
target/hexagon: Remove CPUClass:has_work() handler
target/hppa: Move has_work() from CPUClass to SysemuCPUOps
target/i386: Move has_work() from CPUClass to SysemuCPUOps
target/loongarch: Move has_work() from CPUClass to SysemuCPUOps
target/m68k: Move has_work() from CPUClass to SysemuCPUOps
target/microblaze: Move has_work() from CPUClass to SysemuCPUOps
target/mips: Move has_work() from CPUClass to SysemuCPUOps
target/openrisc: Move has_work() from CPUClass to SysemuCPUOps
target/ppc: Move has_work() from CPUClass to SysemuCPUOps
target/riscv: Move has_work() from CPUClass to SysemuCPUOps
target/rx: Move has_work() from CPUClass to SysemuCPUOps
target/s390x: Restrict I/O handler installers to system emulation
target/s390x: Move has_work() from CPUClass to SysemuCPUOps
target/sh4: Move has_work() from CPUClass to SysemuCPUOps
target/sparc: Move has_work() from CPUClass to SysemuCPUOps
target/tricore: Move has_work() from CPUClass to SysemuCPUOps
target/xtensa: Move has_work() from CPUClass to SysemuCPUOps
cpus: Remove CPUClass::has_work() handler
MAINTAINERS: Consolidate core exec/vCPU handling section
MAINTAINERS | 14 +--
bsd-user/bsd-mem.h | 4 +-
bsd-user/qemu.h | 12 +--
include/accel/tcg/cpu-ops.h | 2 +-
include/hw/core/cpu.h | 35 +++---
include/hw/core/sysemu-cpu-ops.h | 4 +
include/user/mmap.h | 32 ++++++
linux-user/alpha/target_proc.h | 2 +-
linux-user/user-internals.h | 1 -
linux-user/user-mmap.h | 19 +---
target/i386/cpu.h | 4 +-
target/mips/internal.h | 4 +-
target/riscv/internals.h | 4 +-
target/s390x/s390x-internal.h | 5 +
accel/accel-target.c | 12 +--
accel/tcg/tcg-accel-ops.c | 3 +-
accel/tcg/translate-all.c | 2 +-
accel/tcg/watchpoint.c | 9 +-
bsd-user/mmap.c | 17 +--
bsd-user/signal.c | 4 +-
cpu-common.c | 10 +-
cpu-target.c | 146 -------------------------
disas/disas-common.c | 5 +-
gdbstub/gdbstub.c | 26 ++---
gdbstub/system.c | 7 +-
gdbstub/user-target.c | 6 +-
gdbstub/user.c | 7 +-
hw/acpi/cpu.c | 4 +-
hw/acpi/cpu_hotplug.c | 3 +-
hw/core/cpu-common.c | 47 +++++---
hw/core/cpu-system.c | 179 +++++++++++++++++++++++++------
hw/core/cpu-user.c | 17 +++
linux-user/mmap.c | 1 +
linux-user/signal.c | 4 +-
linux-user/syscall.c | 1 +
target/alpha/cpu.c | 4 +-
target/arm/cpu.c | 7 +-
target/arm/tcg/cpu-v7m.c | 3 +-
target/avr/cpu.c | 2 +-
target/hexagon/cpu.c | 6 --
target/hppa/cpu.c | 4 +-
target/i386/cpu.c | 8 +-
target/loongarch/cpu.c | 8 +-
target/m68k/cpu.c | 4 +-
target/microblaze/cpu.c | 4 +-
target/mips/cpu.c | 4 +-
target/openrisc/cpu.c | 4 +-
target/ppc/cpu_init.c | 4 +-
target/riscv/cpu.c | 8 +-
target/rx/cpu.c | 2 +-
target/s390x/cpu-system.c | 18 ++++
target/s390x/cpu.c | 18 ----
target/s390x/interrupt.c | 8 +-
target/sh4/cpu.c | 4 +-
target/sparc/cpu.c | 4 +-
target/tricore/cpu.c | 2 +-
target/xtensa/cpu.c | 12 +--
57 files changed, 384 insertions(+), 406 deletions(-)
create mode 100644 include/user/mmap.h
--
2.47.1
next reply other threads:[~2025-03-09 17:53 UTC|newest]
Thread overview: 39+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-03-09 17:51 Philippe Mathieu-Daudé [this message]
2025-03-09 17:51 ` [PULL 01/38] linux-user: Only include 'exec/tb-flush.h' header when necessary Philippe Mathieu-Daudé
2025-03-09 17:51 ` [PULL 02/38] bsd-user: Always use mmap_find_vma_aligned() in target_mmap() Philippe Mathieu-Daudé
2025-03-09 17:51 ` [PULL 03/38] bsd-user: Propagate alignment argument to mmap_find_vma() Philippe Mathieu-Daudé
2025-03-09 17:51 ` [PULL 04/38] user: Extract common MMAP API to 'user/mmap.h' Philippe Mathieu-Daudé
2025-03-09 17:51 ` [PULL 05/38] cpus: Register VMState per user / system emulation Philippe Mathieu-Daudé
2025-03-09 17:51 ` [PULL 06/38] cpus: Build cpu_exec_[un]realizefn() methods once Philippe Mathieu-Daudé
2025-03-09 17:51 ` [PULL 07/38] cpus: Prefer cached CpuClass over CPU_GET_CLASS() macro Philippe Mathieu-Daudé
2025-03-09 17:51 ` [PULL 08/38] accel: " Philippe Mathieu-Daudé
2025-03-09 17:51 ` [PULL 09/38] user: " Philippe Mathieu-Daudé
2025-03-09 17:51 ` [PULL 10/38] disas: " Philippe Mathieu-Daudé
2025-03-09 17:51 ` [PULL 11/38] gdbstub: " Philippe Mathieu-Daudé
2025-03-09 17:51 ` [PULL 12/38] hw/acpi: " Philippe Mathieu-Daudé
2025-03-09 17:51 ` [PULL 13/38] target/arm: " Philippe Mathieu-Daudé
2025-03-09 17:51 ` [PULL 14/38] cpus: Restrict cpu_has_work() to system emulation Philippe Mathieu-Daudé
2025-03-09 17:51 ` [PULL 15/38] cpus: Un-inline cpu_has_work() Philippe Mathieu-Daudé
2025-03-09 17:51 ` [PULL 16/38] cpus: Introduce SysemuCPUOps::has_work() handler Philippe Mathieu-Daudé
2025-03-09 17:51 ` [PULL 17/38] target/alpha: Move has_work() from CPUClass to SysemuCPUOps Philippe Mathieu-Daudé
2025-03-09 17:51 ` [PULL 18/38] target/arm: " Philippe Mathieu-Daudé
2025-03-09 17:51 ` [PULL 19/38] target/avr: " Philippe Mathieu-Daudé
2025-03-09 17:51 ` [PULL 20/38] target/hexagon: Remove CPUClass:has_work() handler Philippe Mathieu-Daudé
2025-03-09 17:51 ` [PULL 21/38] target/hppa: Move has_work() from CPUClass to SysemuCPUOps Philippe Mathieu-Daudé
2025-03-09 17:51 ` [PULL 22/38] target/i386: " Philippe Mathieu-Daudé
2025-03-09 17:51 ` [PULL 23/38] target/loongarch: " Philippe Mathieu-Daudé
2025-03-09 17:51 ` [PULL 24/38] target/m68k: " Philippe Mathieu-Daudé
2025-03-09 17:51 ` [PULL 25/38] target/microblaze: " Philippe Mathieu-Daudé
2025-03-09 17:51 ` [PULL 26/38] target/mips: " Philippe Mathieu-Daudé
2025-03-09 17:51 ` [PULL 27/38] target/openrisc: " Philippe Mathieu-Daudé
2025-03-09 17:51 ` [PULL 28/38] target/ppc: " Philippe Mathieu-Daudé
2025-03-09 17:51 ` [PULL 29/38] target/riscv: " Philippe Mathieu-Daudé
2025-03-09 17:51 ` [PULL 30/38] target/rx: " Philippe Mathieu-Daudé
2025-03-09 17:52 ` [PULL 31/38] target/s390x: Restrict I/O handler installers to system emulation Philippe Mathieu-Daudé
2025-03-09 17:52 ` [PULL 32/38] target/s390x: Move has_work() from CPUClass to SysemuCPUOps Philippe Mathieu-Daudé
2025-03-09 17:52 ` [PULL 33/38] target/sh4: " Philippe Mathieu-Daudé
2025-03-09 17:52 ` [PULL 34/38] target/sparc: " Philippe Mathieu-Daudé
2025-03-09 17:52 ` [PULL 35/38] target/tricore: " Philippe Mathieu-Daudé
2025-03-09 17:52 ` [PULL 36/38] target/xtensa: " Philippe Mathieu-Daudé
2025-03-09 17:52 ` [PULL 37/38] cpus: Remove CPUClass::has_work() handler Philippe Mathieu-Daudé
2025-03-09 17:52 ` [PULL 38/38] MAINTAINERS: Consolidate core exec/vCPU handling section Philippe Mathieu-Daudé
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20250309175207.43828-1-philmd@linaro.org \
--to=philmd@linaro.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).