From: "Philippe Mathieu-Daudé" <philmd@linaro.org>
To: qemu-devel@nongnu.org
Cc: "Richard Henderson" <richard.henderson@linaro.org>,
"Philippe Mathieu-Daudé" <philmd@linaro.org>
Subject: [PATCH-for-10.1 v4 00/16] tcg: philmd's queue
Date: Sat, 5 Apr 2025 18:13:04 +0200 [thread overview]
Message-ID: <20250405161320.76854-1-philmd@linaro.org> (raw)
Hi Richard,
Here is my patch queue based on your tcg-next tree fixed.
You can find it on my repository:
https://gitlab.com/philmd/qemu/-/tags/tcgops-mttcg-v4
Thanks,
Phil.
Since v3:
- Include Brian's patch
- Fix TCGCPUOps::mttcg_supported on x86/riscv
Since v2:
- Rebased & addressed review comments
Since v1:
- Deferred warning change and updated desc (patches 40 & 42)
Brian Cain (1):
target/hexagon: Add memory order definition
Philippe Mathieu-Daudé (15):
target/riscv: Remove AccelCPUClass::cpu_class_init need
target/i386: Remove AccelCPUClass::cpu_class_init need
accel: Remove AccelCPUClass::cpu_class_init() callback
tcg: Always define TCG_GUEST_DEFAULT_MO
tcg: Simplify tcg_req_mo() macro
tcg: Define guest_default_memory_order in TCGCPUOps
tcg: Remove use of TCG_GUEST_DEFAULT_MO in tb_gen_code()
tcg: Propagate CPUState argument to cpu_req_mo()
tcg: Have tcg_req_mo() use TCGCPUOps::guest_default_memory_order
tcg: Remove the TCG_GUEST_DEFAULT_MO definition globally
tcg: Move cpu_req_mo() macro to target-agnostic 'backend-ldst.h'
tcg: Move qemu_tcg_mttcg_enabled() to 'system/tcg.h'
tcg: Convert TCGState::mttcg_enabled to TriState
tcg: Factor mttcg_init() out
tcg: Convert TARGET_SUPPORTS_MTTCG to TCGCPUOps::mttcg_supported field
docs/devel/multi-thread-tcg.rst | 6 +-
configs/targets/aarch64-softmmu.mak | 1 -
configs/targets/alpha-softmmu.mak | 1 -
configs/targets/arm-softmmu.mak | 1 -
configs/targets/hppa-softmmu.mak | 1 -
configs/targets/i386-softmmu.mak | 1 -
configs/targets/loongarch64-softmmu.mak | 1 -
configs/targets/microblaze-softmmu.mak | 1 -
configs/targets/microblazeel-softmmu.mak | 1 -
configs/targets/mips-softmmu.mak | 1 -
configs/targets/mipsel-softmmu.mak | 1 -
configs/targets/or1k-softmmu.mak | 1 -
configs/targets/ppc64-softmmu.mak | 1 -
configs/targets/riscv32-softmmu.mak | 1 -
configs/targets/riscv64-softmmu.mak | 1 -
configs/targets/s390x-softmmu.mak | 1 -
configs/targets/sparc-softmmu.mak | 1 -
configs/targets/sparc64-softmmu.mak | 1 -
configs/targets/x86_64-softmmu.mak | 1 -
configs/targets/xtensa-softmmu.mak | 1 -
configs/targets/xtensaeb-softmmu.mak | 1 -
accel/tcg/backend-ldst.h | 41 ++++++++++++
accel/tcg/internal-target.h | 35 ----------
include/accel/accel-cpu-target.h | 1 -
include/accel/tcg/cpu-ops.h | 16 +++++
include/exec/poison.h | 2 -
include/hw/core/cpu.h | 9 ---
include/system/tcg.h | 8 +++
target/alpha/cpu-param.h | 3 -
target/arm/cpu-param.h | 3 -
target/avr/cpu-param.h | 2 -
target/hppa/cpu-param.h | 8 ---
target/i386/cpu-param.h | 3 -
target/i386/tcg/tcg-cpu.h | 4 ++
target/loongarch/cpu-param.h | 2 -
target/microblaze/cpu-param.h | 3 -
target/mips/cpu-param.h | 2 -
target/openrisc/cpu-param.h | 2 -
target/ppc/cpu-param.h | 2 -
target/riscv/cpu-param.h | 2 -
target/riscv/tcg/tcg-cpu.h | 2 +
target/s390x/cpu-param.h | 6 --
target/sparc/cpu-param.h | 23 -------
target/xtensa/cpu-param.h | 3 -
accel/accel-target.c | 3 -
accel/tcg/cputlb.c | 21 +++---
accel/tcg/tcg-all.c | 84 ++++++++++++++----------
accel/tcg/translate-all.c | 6 +-
accel/tcg/user-exec.c | 21 +++---
target/alpha/cpu.c | 4 ++
target/arm/cpu.c | 4 ++
target/arm/tcg/cpu-v7m.c | 4 ++
target/avr/cpu.c | 2 +
target/hexagon/cpu.c | 5 ++
target/hppa/cpu.c | 9 +++
target/i386/cpu.c | 4 ++
target/i386/tcg/tcg-cpu.c | 20 ++----
target/loongarch/cpu.c | 3 +
target/m68k/cpu.c | 4 ++
target/microblaze/cpu.c | 4 ++
target/mips/cpu.c | 3 +
target/openrisc/cpu.c | 3 +
target/ppc/cpu_init.c | 2 +
target/riscv/cpu.c | 3 +
target/riscv/tcg/tcg-cpu.c | 20 ++----
target/rx/cpu.c | 4 ++
target/s390x/cpu.c | 7 ++
target/sh4/cpu.c | 4 ++
target/sparc/cpu.c | 24 +++++++
target/tricore/cpu.c | 3 +
target/xtensa/cpu.c | 4 ++
tcg/region.c | 4 +-
72 files changed, 260 insertions(+), 227 deletions(-)
create mode 100644 accel/tcg/backend-ldst.h
--
2.47.1
next reply other threads:[~2025-04-05 16:14 UTC|newest]
Thread overview: 17+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-04-05 16:13 Philippe Mathieu-Daudé [this message]
2025-04-05 16:13 ` [PATCH-for-10.1 v4 01/16] target/riscv: Remove AccelCPUClass::cpu_class_init need Philippe Mathieu-Daudé
2025-04-05 16:13 ` [PATCH-for-10.1 v4 02/16] target/i386: " Philippe Mathieu-Daudé
2025-04-05 16:13 ` [PATCH-for-10.1 v4 03/16] accel: Remove AccelCPUClass::cpu_class_init() callback Philippe Mathieu-Daudé
2025-04-05 16:13 ` [PATCH-for-10.1 v4 04/16] target/hexagon: Add memory order definition Philippe Mathieu-Daudé
2025-04-05 16:13 ` [PATCH-for-10.1 v4 05/16] tcg: Always define TCG_GUEST_DEFAULT_MO Philippe Mathieu-Daudé
2025-04-05 16:13 ` [PATCH-for-10.1 v4 06/16] tcg: Simplify tcg_req_mo() macro Philippe Mathieu-Daudé
2025-04-05 16:13 ` [PATCH-for-10.1 v4 07/16] tcg: Define guest_default_memory_order in TCGCPUOps Philippe Mathieu-Daudé
2025-04-05 16:13 ` [PATCH-for-10.1 v4 08/16] tcg: Remove use of TCG_GUEST_DEFAULT_MO in tb_gen_code() Philippe Mathieu-Daudé
2025-04-05 16:13 ` [PATCH-for-10.1 v4 09/16] tcg: Propagate CPUState argument to cpu_req_mo() Philippe Mathieu-Daudé
2025-04-05 16:13 ` [PATCH-for-10.1 v4 10/16] tcg: Have tcg_req_mo() use TCGCPUOps::guest_default_memory_order Philippe Mathieu-Daudé
2025-04-05 16:13 ` [PATCH-for-10.1 v4 11/16] tcg: Remove the TCG_GUEST_DEFAULT_MO definition globally Philippe Mathieu-Daudé
2025-04-05 16:13 ` [PATCH-for-10.1 v4 12/16] tcg: Move cpu_req_mo() macro to target-agnostic 'backend-ldst.h' Philippe Mathieu-Daudé
2025-04-05 16:13 ` [PATCH-for-10.1 v4 13/16] tcg: Move qemu_tcg_mttcg_enabled() to 'system/tcg.h' Philippe Mathieu-Daudé
2025-04-05 16:13 ` [PATCH-for-10.1 v4 14/16] tcg: Convert TCGState::mttcg_enabled to TriState Philippe Mathieu-Daudé
2025-04-05 16:13 ` [PATCH-for-10.1 v4 15/16] tcg: Factor mttcg_init() out Philippe Mathieu-Daudé
2025-04-05 16:13 ` [PATCH-for-10.1 v4 16/16] tcg: Convert TARGET_SUPPORTS_MTTCG to TCGCPUOps::mttcg_supported field Philippe Mathieu-Daudé
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20250405161320.76854-1-philmd@linaro.org \
--to=philmd@linaro.org \
--cc=qemu-devel@nongnu.org \
--cc=richard.henderson@linaro.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).