From: "Philippe Mathieu-Daudé" <philmd@linaro.org>
To: qemu-devel@nongnu.org, Pierrick Bouvier <pierrick.bouvier@linaro.org>
Cc: Richard Henderson <richard.henderson@linaro.org>,
Anton Johansson <anjo@rev.ng>
Subject: [RFC PATCH v3 00/14] single-binary: Make hw/arm/ common
Date: Fri, 18 Apr 2025 19:28:54 +0200 [thread overview]
Message-ID: <20250418172908.25147-1-philmd@linaro.org> (raw)
Since v2:
- More comments from Pierrick addressed
- Use GList to register valid CPUs list
- Remove all TARGET_AARCH64 uses in hw/arm/
Since v1:
- Dropped unrelated / irrelevant patches
- Addressed Pierrick comments
- Added R-b tag
- Only considering machines, not CPUs.
Hi,
At this point this series is mostly a draft for Pierrick.
After introducing the generic TargetInfo API [*], we implement
the ARM variants, then use the API to remove target-specific code,
allowing to eventually remove the target-specific arm_ss[] source
set in meson.build, having all objects in arm_common_ss[].
Regards,
Phil.
Available here, based on tcg-next:
https://gitlab.com/philmd/qemu/-/tags/single-binary-hw-arm-rfc-v3
Philippe Mathieu-Daudé (14):
qapi: Rename TargetInfo structure as BinaryTargetInfo
qemu: Convert target_name() to TargetInfo API
system/vl: Filter machine list available for a particular target
binary
hw/arm: Register TYPE_TARGET_ARM/AARCH64_MACHINE QOM interfaces
hw/core: Allow ARM/Aarch64 binaries to use the 'none' machine
hw/arm: Filter machine types for qemu-system-arm/aarch64 binaries
meson: Prepare to accept per-binary TargetInfo structure
implementation
config/target: Implement per-binary TargetInfo structure (ARM,
AARCH64)
hw/arm/aspeed: Build objects once
hw/arm/raspi: Build objects once
hw/core/machine: Allow dynamic registration of valid CPU types
hw/arm/virt: Register valid CPU types dynamically
qemu/target_info: Add target_aarch64() helper
hw/arm/virt: Replace TARGET_AARCH64 -> target_aarch64()
meson.build | 11 +++
qapi/machine.json | 12 ++--
include/hw/arm/machines-qom.h | 18 +++++
include/hw/boards.h | 8 +++
include/hw/core/cpu.h | 2 -
include/qemu/target_info-impl.h | 26 +++++++
include/qemu/target_info.h | 34 +++++++++
configs/targets/aarch64-softmmu.c | 22 ++++++
configs/targets/arm-softmmu.c | 22 ++++++
cpu-target.c | 5 --
hw/arm/aspeed.c | 115 ++++++++++++++++++++++++++++--
hw/arm/b-l475e-iot01a.c | 6 ++
hw/arm/bananapi_m2u.c | 6 ++
hw/arm/bcm2836.c | 5 +-
hw/arm/collie.c | 6 ++
hw/arm/cubieboard.c | 6 ++
hw/arm/digic_boards.c | 6 ++
hw/arm/exynos4_boards.c | 11 +++
hw/arm/fby35.c | 6 ++
hw/arm/highbank.c | 11 +++
hw/arm/imx25_pdk.c | 6 ++
hw/arm/imx8mp-evk.c | 5 ++
hw/arm/integratorcp.c | 6 ++
hw/arm/kzm.c | 6 ++
hw/arm/mcimx6ul-evk.c | 6 ++
hw/arm/mcimx7d-sabre.c | 6 ++
hw/arm/microbit.c | 6 ++
hw/arm/mps2-tz.c | 21 ++++++
hw/arm/mps2.c | 21 ++++++
hw/arm/mps3r.c | 6 ++
hw/arm/msf2-som.c | 6 ++
hw/arm/musca.c | 11 +++
hw/arm/musicpal.c | 6 ++
hw/arm/netduino2.c | 6 ++
hw/arm/netduinoplus2.c | 6 ++
hw/arm/npcm7xx_boards.c | 26 +++++++
hw/arm/npcm8xx_boards.c | 5 ++
hw/arm/olimex-stm32-h405.c | 6 ++
hw/arm/omap_sx1.c | 11 +++
hw/arm/orangepi.c | 6 ++
hw/arm/raspi.c | 28 ++++++--
hw/arm/raspi4b.c | 5 ++
hw/arm/realview.c | 21 ++++++
hw/arm/sabrelite.c | 6 ++
hw/arm/sbsa-ref.c | 5 ++
hw/arm/stellaris.c | 11 +++
hw/arm/stm32vldiscovery.c | 6 ++
hw/arm/versatilepb.c | 11 +++
hw/arm/vexpress.c | 11 +++
hw/arm/virt.c | 50 +++++++------
hw/arm/xilinx_zynq.c | 6 ++
hw/arm/xlnx-versal-virt.c | 5 ++
hw/arm/xlnx-zcu102.c | 5 ++
hw/core/machine-qmp-cmds.c | 5 +-
hw/core/machine.c | 30 ++++++++
hw/core/null-machine.c | 6 ++
plugins/loader.c | 2 +-
system/vl.c | 5 +-
target_info-qom.c | 24 +++++++
target_info-stub.c | 21 ++++++
target_info.c | 26 +++++++
configs/targets/meson.build | 3 +
hw/arm/meson.build | 12 ++--
63 files changed, 761 insertions(+), 59 deletions(-)
create mode 100644 include/hw/arm/machines-qom.h
create mode 100644 include/qemu/target_info-impl.h
create mode 100644 include/qemu/target_info.h
create mode 100644 configs/targets/aarch64-softmmu.c
create mode 100644 configs/targets/arm-softmmu.c
create mode 100644 target_info-qom.c
create mode 100644 target_info-stub.c
create mode 100644 target_info.c
create mode 100644 configs/targets/meson.build
--
2.47.1
next reply other threads:[~2025-04-18 17:29 UTC|newest]
Thread overview: 40+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-04-18 17:28 Philippe Mathieu-Daudé [this message]
2025-04-18 17:28 ` [RFC PATCH v3 01/14] qapi: Rename TargetInfo structure as BinaryTargetInfo Philippe Mathieu-Daudé
2025-04-18 17:33 ` Philippe Mathieu-Daudé
2025-04-21 15:47 ` Richard Henderson
2025-04-22 5:55 ` Markus Armbruster
2025-04-22 7:35 ` Philippe Mathieu-Daudé
2025-04-22 9:10 ` Markus Armbruster
2025-04-22 9:18 ` Philippe Mathieu-Daudé
2025-04-22 12:29 ` BALATON Zoltan
2025-04-22 17:37 ` Pierrick Bouvier
2025-04-18 17:28 ` [RFC PATCH v3 02/14] qemu: Convert target_name() to TargetInfo API Philippe Mathieu-Daudé
2025-04-21 15:56 ` Richard Henderson
2025-04-22 7:44 ` Philippe Mathieu-Daudé
2025-04-18 17:28 ` [RFC PATCH v3 03/14] system/vl: Filter machine list available for a particular target binary Philippe Mathieu-Daudé
2025-04-19 0:57 ` Pierrick Bouvier
2025-04-18 17:28 ` [RFC PATCH v3 04/14] hw/arm: Register TYPE_TARGET_ARM/AARCH64_MACHINE QOM interfaces Philippe Mathieu-Daudé
2025-04-19 0:58 ` Pierrick Bouvier
2025-04-18 17:28 ` [RFC PATCH v3 05/14] hw/core: Allow ARM/Aarch64 binaries to use the 'none' machine Philippe Mathieu-Daudé
2025-04-19 0:59 ` Pierrick Bouvier
2025-04-18 17:29 ` [RFC PATCH v3 06/14] hw/arm: Filter machine types for qemu-system-arm/aarch64 binaries Philippe Mathieu-Daudé
2025-04-19 0:59 ` Pierrick Bouvier
2025-04-18 17:29 ` [RFC PATCH v3 07/14] meson: Prepare to accept per-binary TargetInfo structure implementation Philippe Mathieu-Daudé
2025-04-19 0:59 ` Pierrick Bouvier
2025-04-18 17:29 ` [RFC PATCH v3 08/14] config/target: Implement per-binary TargetInfo structure (ARM, AARCH64) Philippe Mathieu-Daudé
2025-04-19 1:00 ` Pierrick Bouvier
2025-04-18 17:29 ` [RFC PATCH v3 09/14] hw/arm/aspeed: Build objects once Philippe Mathieu-Daudé
2025-04-18 17:29 ` [RFC PATCH v3 10/14] hw/arm/raspi: " Philippe Mathieu-Daudé
2025-04-18 17:29 ` [RFC PATCH v3 11/14] hw/core/machine: Allow dynamic registration of valid CPU types Philippe Mathieu-Daudé
2025-04-19 1:16 ` Pierrick Bouvier
2025-04-19 1:49 ` Pierrick Bouvier
2025-04-18 17:29 ` [RFC PATCH v3 12/14] hw/arm/virt: Register valid CPU types dynamically Philippe Mathieu-Daudé
2025-04-18 17:29 ` [RFC PATCH v3 13/14] qemu/target_info: Add target_aarch64() helper Philippe Mathieu-Daudé
2025-04-19 1:09 ` Pierrick Bouvier
2025-04-19 12:54 ` Philippe Mathieu-Daudé
2025-04-19 15:52 ` Pierrick Bouvier
2025-04-22 6:04 ` Markus Armbruster
2025-04-22 17:50 ` Pierrick Bouvier
2025-04-22 18:24 ` Markus Armbruster
2025-04-22 18:49 ` Pierrick Bouvier
2025-04-18 17:29 ` [RFC PATCH v3 14/14] hw/arm/virt: Replace TARGET_AARCH64 -> target_aarch64() Philippe Mathieu-Daudé
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20250418172908.25147-1-philmd@linaro.org \
--to=philmd@linaro.org \
--cc=anjo@rev.ng \
--cc=pierrick.bouvier@linaro.org \
--cc=qemu-devel@nongnu.org \
--cc=richard.henderson@linaro.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).