From: "Philippe Mathieu-Daudé" <philmd@linaro.org>
To: qemu-devel@nongnu.org
Cc: "Philippe Mathieu-Daudé" <philmd@linaro.org>,
"Jiaxun Yang" <jiaxun.yang@flygoat.com>
Subject: [PULL 00/17] MIPS & Co. patches for 2025-07-15
Date: Tue, 15 Jul 2025 08:19:00 +0200 [thread overview]
Message-ID: <20250715061918.44971-1-philmd@linaro.org> (raw)
The following changes since commit 9a4e273ddec3927920c5958d2226c6b38b543336:
Merge tag 'pull-tcg-20250711' of https://gitlab.com/rth7680/qemu into staging (2025-07-13 01:46:04 -0400)
are available in the Git repository at:
https://github.com/philmd/qemu.git tags/mips-20250715
for you to fetch changes up to 6f8ce26bb00db66e6cec632f16df3cd13e4df934:
esp.c: only allow ESP commands permitted in the current asc_mode (2025-07-15 00:25:21 +0200)
----------------------------------------------------------------
MIPS patches queue
- Implement CRC32[c] (Release 6) instructions
- Convert Octeon LX instructions to decodetree
- Restrict ITU to TCG
- Fix ESP issue affecting WinNT (INACCESSIBLE_BOOT_DEVICE BSOD)
- Add missing FDT dependency for some MicroBlaze machines
- Remove execute bit on hppa-firmware blobs
----------------------------------------------------------------
Aleksandar Rakic (1):
tests/tcg/mips: Add tests for MIPS CRC32[c] instructions
Bernhard Beschow (1):
hw/microblaze: Add missing FDT dependency
Cole Robinson (1):
roms: re-remove execute bit from hppa-firmware*
Mark Cave-Ayland (7):
esp.c: only raise IRQ in esp_transfer_data() for CMD_SEL, CMD_SELATN
and CMD_TI commands
esp.c: improve comment in esp_transfer_data()
esp.h: remove separate ESPState typedef
esp.c: only call dma_memory_read function if transfer length is
non-zero
esp.c: only call dma_memory_write function if transfer length is
non-zero
esp.c: add asc_mode property to indicate the current ESP mode
esp.c: only allow ESP commands permitted in the current asc_mode
Philippe Mathieu-Daudé (6):
target/mips: Extract gen_base_index_addr() helper
target/mips: Extract generic gen_lx() helper
target/mips: Convert Octeon LX instructions to decodetree
target/mips: Have gen_[d]lsa() callers add 1 to shift amount argument
hw/mips: Restrict ITU to TCG
hw/intc/loongarch_extioi: Remove unnecessary 'qemu/typedefs.h' include
Yongbok Kim (1):
target/mips: Add support for emulation of CRC32 instructions
include/hw/scsi/esp.h | 15 +-
target/mips/helper.h | 2 +
target/mips/tcg/translate.h | 4 +
tests/tcg/mips/include/wrappers_mips64r6.h | 32 ++++
target/mips/tcg/octeon.decode | 8 +
target/mips/tcg/rel6.decode | 5 +
hw/intc/loongarch_extioi_kvm.c | 1 -
hw/mips/cps.c | 4 +-
hw/scsi/esp.c | 94 ++++++++++--
target/mips/tcg/msa_translate.c | 4 +-
target/mips/tcg/octeon_translate.c | 12 ++
target/mips/tcg/op_helper.c | 26 ++++
target/mips/tcg/rel6_translate.c | 16 +-
target/mips/tcg/translate.c | 102 +++++++------
target/mips/tcg/translate_addr_const.c | 4 +-
.../isa/mips64r6/crc/test_mips64r6_crc32b.c | 142 ++++++++++++++++++
.../isa/mips64r6/crc/test_mips64r6_crc32cb.c | 142 ++++++++++++++++++
.../isa/mips64r6/crc/test_mips64r6_crc32cd.c | 142 ++++++++++++++++++
.../isa/mips64r6/crc/test_mips64r6_crc32ch.c | 142 ++++++++++++++++++
.../isa/mips64r6/crc/test_mips64r6_crc32cw.c | 142 ++++++++++++++++++
.../isa/mips64r6/crc/test_mips64r6_crc32d.c | 142 ++++++++++++++++++
.../isa/mips64r6/crc/test_mips64r6_crc32h.c | 142 ++++++++++++++++++
.../isa/mips64r6/crc/test_mips64r6_crc32w.c | 142 ++++++++++++++++++
target/mips/cpu-defs.c.inc | 10 +-
target/mips/tcg/micromips_translate.c.inc | 2 +-
target/mips/tcg/nanomips_translate.c.inc | 7 +-
hw/microblaze/Kconfig | 4 +-
hw/mips/Kconfig | 2 +-
hw/misc/Kconfig | 1 +
hw/scsi/trace-events | 1 +
pc-bios/hppa-firmware.img | Bin
pc-bios/hppa-firmware64.img | Bin
target/mips/meson.build | 1 +
tests/tcg/mips/user/isa/mips64r6/crc/Makefile | 40 +++++
34 files changed, 1447 insertions(+), 86 deletions(-)
create mode 100644 tests/tcg/mips/user/isa/mips64r6/crc/test_mips64r6_crc32b.c
create mode 100644 tests/tcg/mips/user/isa/mips64r6/crc/test_mips64r6_crc32cb.c
create mode 100644 tests/tcg/mips/user/isa/mips64r6/crc/test_mips64r6_crc32cd.c
create mode 100644 tests/tcg/mips/user/isa/mips64r6/crc/test_mips64r6_crc32ch.c
create mode 100644 tests/tcg/mips/user/isa/mips64r6/crc/test_mips64r6_crc32cw.c
create mode 100644 tests/tcg/mips/user/isa/mips64r6/crc/test_mips64r6_crc32d.c
create mode 100644 tests/tcg/mips/user/isa/mips64r6/crc/test_mips64r6_crc32h.c
create mode 100644 tests/tcg/mips/user/isa/mips64r6/crc/test_mips64r6_crc32w.c
mode change 100755 => 100644 pc-bios/hppa-firmware.img
mode change 100755 => 100644 pc-bios/hppa-firmware64.img
create mode 100644 tests/tcg/mips/user/isa/mips64r6/crc/Makefile
--
2.49.0
next reply other threads:[~2025-07-15 6:29 UTC|newest]
Thread overview: 23+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-07-15 6:19 Philippe Mathieu-Daudé [this message]
2025-07-15 6:19 ` [PULL 01/17] target/mips: Add support for emulation of CRC32 instructions Philippe Mathieu-Daudé
2025-07-15 6:19 ` [PULL 02/17] target/mips: Extract gen_base_index_addr() helper Philippe Mathieu-Daudé
2025-07-15 6:19 ` [PULL 03/17] target/mips: Extract generic gen_lx() helper Philippe Mathieu-Daudé
2025-07-15 6:19 ` [PULL 04/17] target/mips: Convert Octeon LX instructions to decodetree Philippe Mathieu-Daudé
2025-07-15 6:19 ` [PULL 05/17] target/mips: Have gen_[d]lsa() callers add 1 to shift amount argument Philippe Mathieu-Daudé
2025-07-15 6:19 ` [PULL 06/17] tests/tcg/mips: Add tests for MIPS CRC32[c] instructions Philippe Mathieu-Daudé
2025-07-15 6:19 ` [PULL 07/17] roms: re-remove execute bit from hppa-firmware* Philippe Mathieu-Daudé
2025-07-15 6:19 ` [PULL 08/17] hw/mips: Restrict ITU to TCG Philippe Mathieu-Daudé
2025-07-15 6:19 ` [PULL 09/17] hw/intc/loongarch_extioi: Remove unnecessary 'qemu/typedefs.h' include Philippe Mathieu-Daudé
2025-07-15 6:19 ` [PULL 10/17] hw/microblaze: Add missing FDT dependency Philippe Mathieu-Daudé
2025-07-15 6:19 ` [PULL 11/17] esp.c: only raise IRQ in esp_transfer_data() for CMD_SEL, CMD_SELATN and CMD_TI commands Philippe Mathieu-Daudé
2025-07-15 6:19 ` [PULL 12/17] esp.c: improve comment in esp_transfer_data() Philippe Mathieu-Daudé
2025-07-15 6:19 ` [PULL 13/17] esp.h: remove separate ESPState typedef Philippe Mathieu-Daudé
2025-07-15 6:19 ` [PULL 14/17] esp.c: only call dma_memory_read function if transfer length is non-zero Philippe Mathieu-Daudé
2025-07-17 11:48 ` Philippe Mathieu-Daudé
2025-07-17 11:58 ` Peter Maydell
2025-07-17 12:37 ` Mark Cave-Ayland
2025-07-15 6:19 ` [PULL 15/17] esp.c: only call dma_memory_write " Philippe Mathieu-Daudé
2025-07-15 6:19 ` [PULL 16/17] esp.c: add asc_mode property to indicate the current ESP mode Philippe Mathieu-Daudé
2025-07-15 6:19 ` [PULL 17/17] esp.c: only allow ESP commands permitted in the current asc_mode Philippe Mathieu-Daudé
2025-07-15 6:50 ` [PULL 00/17] MIPS & Co. patches for 2025-07-15 Philippe Mathieu-Daudé
2025-07-16 12:40 ` Stefan Hajnoczi
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20250715061918.44971-1-philmd@linaro.org \
--to=philmd@linaro.org \
--cc=jiaxun.yang@flygoat.com \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).