qemu-devel.nongnu.org archive mirror
 help / color / mirror / Atom feed
* [PATCH for-10.1 0/6] target/arm: Fix various SVE2p1 load/store bugs
@ 2025-07-23 16:54 Peter Maydell
  2025-07-23 16:54 ` [PATCH for-10.1 1/6] target/arm: Expand the descriptor for SME/SVE memory ops to i64 Peter Maydell
                   ` (5 more replies)
  0 siblings, 6 replies; 10+ messages in thread
From: Peter Maydell @ 2025-07-23 16:54 UTC (permalink / raw)
  To: qemu-arm, qemu-devel; +Cc: Richard Henderson

This patchset fixes some bugs in the load/store insns newly
introduced with SVE2p1.  The first three patches are all from Richard
and have already appeared on the list: I gathered them up here since
they're hard dependencies for this (and for patch 2 expanded the
commit message to say which bugs it's fixing).  The last three
patches are from me, and are fairly straightforward bug fixes.

thanks
-- PMM

Peter Maydell (3):
  target/arm: LD1Q, ST1Q are vector + scalar, not scalar + vector
  target/arm: Pass correct esize to sve_st1_z() for LD1Q, ST1Q
  target/arm: Fix LD1W, LD1D to 128-bit elements

Richard Henderson (3):
  target/arm: Expand the descriptor for SME/SVE memory ops to i64
  target/arm: Pack mtedesc into upper 32 bits of descriptor
  decodetree: Infer argument set before inferring format

 target/arm/internals.h          |    8 +-
 target/arm/tcg/helper-sme.h     |  144 ++--
 target/arm/tcg/helper-sve.h     | 1196 +++++++++++++++----------------
 target/arm/tcg/translate-a64.h  |    2 +-
 target/arm/tcg/sve.decode       |   12 +-
 tests/decode/succ_infer1.decode |    4 +
 target/arm/tcg/sme_helper.c     |   30 +-
 target/arm/tcg/sve_helper.c     |  185 ++---
 target/arm/tcg/translate-sme.c  |    6 +-
 target/arm/tcg/translate-sve.c  |  103 ++-
 scripts/decodetree.py           |    7 +-
 tests/decode/meson.build        |    1 +
 12 files changed, 872 insertions(+), 826 deletions(-)
 create mode 100644 tests/decode/succ_infer1.decode

-- 
2.43.0



^ permalink raw reply	[flat|nested] 10+ messages in thread

end of thread, other threads:[~2025-07-23 17:16 UTC | newest]

Thread overview: 10+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2025-07-23 16:54 [PATCH for-10.1 0/6] target/arm: Fix various SVE2p1 load/store bugs Peter Maydell
2025-07-23 16:54 ` [PATCH for-10.1 1/6] target/arm: Expand the descriptor for SME/SVE memory ops to i64 Peter Maydell
2025-07-23 16:54 ` [PATCH for-10.1 2/6] target/arm: Pack mtedesc into upper 32 bits of descriptor Peter Maydell
2025-07-23 16:54 ` [PATCH for-10.1 3/6] decodetree: Infer argument set before inferring format Peter Maydell
2025-07-23 16:54 ` [PATCH for-10.1 4/6] target/arm: LD1Q, ST1Q are vector + scalar, not scalar + vector Peter Maydell
2025-07-23 17:14   ` Richard Henderson
2025-07-23 16:54 ` [PATCH for-10.1 5/6] target/arm: Pass correct esize to sve_st1_z() for LD1Q, ST1Q Peter Maydell
2025-07-23 17:14   ` Richard Henderson
2025-07-23 16:54 ` [PATCH for-10.1 6/6] target/arm: Fix LD1W, LD1D to 128-bit elements Peter Maydell
2025-07-23 17:14   ` Richard Henderson

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).