From: Mohamed Mediouni <mohamed@unpredictable.fr>
To: qemu-devel@nongnu.org
Cc: "Shannon Zhao" <shannon.zhaosl@gmail.com>,
"Ani Sinha" <anisinha@redhat.com>,
"Philippe Mathieu-Daudé" <philmd@linaro.org>,
"Phil Dennis-Jordan" <phil@philjordan.eu>,
"Roman Bolshakov" <rbolshakov@ddn.com>,
"Igor Mammedov" <imammedo@redhat.com>,
"Eduardo Habkost" <eduardo@habkost.net>,
"Mohamed Mediouni" <mohamed@unpredictable.fr>,
"Mads Ynddal" <mads@ynddal.dk>,
"Daniel P. Berrangé" <berrange@redhat.com>,
"Sunil Muthuswamy" <sunilmut@microsoft.com>,
"Zhao Liu" <zhao1.liu@intel.com>,
"Michael S. Tsirkin" <mst@redhat.com>,
"Alexander Graf" <agraf@csgraf.de>,
qemu-arm@nongnu.org, "Peter Maydell" <peter.maydell@linaro.org>,
"Marcel Apfelbaum" <marcel.apfelbaum@gmail.com>,
"Yanan Wang" <wangyanan55@huawei.com>,
"Richard Henderson" <richard.henderson@linaro.org>,
"Cameron Esfahani" <dirty@apple.com>,
"Paolo Bonzini" <pbonzini@redhat.com>,
"Marc-André Lureau" <marcandre.lureau@redhat.com>
Subject: [PATCH v4 07/17] hw, target, accel: whpx: change apic_in_platform to kernel_irqchip
Date: Mon, 4 Aug 2025 16:23:16 +0200 [thread overview]
Message-ID: <20250804142326.72947-8-mohamed@unpredictable.fr> (raw)
In-Reply-To: <20250804142326.72947-1-mohamed@unpredictable.fr>
Change terminology to match the KVM one, as APIC is x86-specific.
Signed-off-by: Mohamed Mediouni <mohamed@unpredictable.fr>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
---
accel/whpx/whpx-accel-ops.c | 2 +-
accel/whpx/whpx-common.c | 4 ++--
hw/i386/x86-cpu.c | 4 ++--
include/system/whpx-internal.h | 2 +-
include/system/whpx.h | 4 ++--
target/i386/cpu-apic.c | 2 +-
target/i386/whpx/whpx-all.c | 14 +++++++-------
7 files changed, 16 insertions(+), 16 deletions(-)
diff --git a/accel/whpx/whpx-accel-ops.c b/accel/whpx/whpx-accel-ops.c
index 18488421bc..ef1fe52860 100644
--- a/accel/whpx/whpx-accel-ops.c
+++ b/accel/whpx/whpx-accel-ops.c
@@ -80,7 +80,7 @@ static void whpx_kick_vcpu_thread(CPUState *cpu)
static bool whpx_vcpu_thread_is_idle(CPUState *cpu)
{
- return !whpx_apic_in_platform();
+ return !whpx_irqchip_in_kernel();
}
static void whpx_accel_ops_class_init(ObjectClass *oc, const void *data)
diff --git a/accel/whpx/whpx-common.c b/accel/whpx/whpx-common.c
index 5c2da9de4d..0dbfb4b242 100644
--- a/accel/whpx/whpx-common.c
+++ b/accel/whpx/whpx-common.c
@@ -496,9 +496,9 @@ static const TypeInfo whpx_cpu_accel_type = {
* Partition support
*/
-bool whpx_apic_in_platform(void)
+bool whpx_irqchip_in_kernel(void)
{
- return whpx_global.apic_in_platform;
+ return whpx_global.kernel_irqchip;
}
static void whpx_accel_class_init(ObjectClass *oc, const void *data)
diff --git a/hw/i386/x86-cpu.c b/hw/i386/x86-cpu.c
index c876e6709e..778607e7ca 100644
--- a/hw/i386/x86-cpu.c
+++ b/hw/i386/x86-cpu.c
@@ -45,7 +45,7 @@ static void pic_irq_request(void *opaque, int irq, int level)
trace_x86_pic_interrupt(irq, level);
if (cpu_is_apic_enabled(cpu->apic_state) && !kvm_irqchip_in_kernel() &&
- !whpx_apic_in_platform()) {
+ !whpx_irqchip_in_kernel()) {
CPU_FOREACH(cs) {
cpu = X86_CPU(cs);
if (apic_accept_pic_intr(cpu->apic_state)) {
@@ -71,7 +71,7 @@ int cpu_get_pic_interrupt(CPUX86State *env)
X86CPU *cpu = env_archcpu(env);
int intno;
- if (!kvm_irqchip_in_kernel() && !whpx_apic_in_platform()) {
+ if (!kvm_irqchip_in_kernel() && !whpx_irqchip_in_kernel()) {
intno = apic_get_interrupt(cpu->apic_state);
if (intno >= 0) {
return intno;
diff --git a/include/system/whpx-internal.h b/include/system/whpx-internal.h
index e57d2c8526..366bc525a3 100644
--- a/include/system/whpx-internal.h
+++ b/include/system/whpx-internal.h
@@ -42,7 +42,7 @@ struct whpx_state {
bool kernel_irqchip_allowed;
bool kernel_irqchip_required;
- bool apic_in_platform;
+ bool kernel_irqchip;
};
extern struct whpx_state whpx_global;
diff --git a/include/system/whpx.h b/include/system/whpx.h
index 00f6a3e523..98fe045ba1 100644
--- a/include/system/whpx.h
+++ b/include/system/whpx.h
@@ -26,10 +26,10 @@
#ifdef CONFIG_WHPX_IS_POSSIBLE
extern bool whpx_allowed;
#define whpx_enabled() (whpx_allowed)
-bool whpx_apic_in_platform(void);
+bool whpx_irqchip_in_kernel(void);
#else /* !CONFIG_WHPX_IS_POSSIBLE */
#define whpx_enabled() 0
-#define whpx_apic_in_platform() (0)
+#define whpx_irqchip_in_kernel() (0)
#endif /* !CONFIG_WHPX_IS_POSSIBLE */
#endif /* QEMU_WHPX_H */
diff --git a/target/i386/cpu-apic.c b/target/i386/cpu-apic.c
index 242a05fdbe..d4d371a616 100644
--- a/target/i386/cpu-apic.c
+++ b/target/i386/cpu-apic.c
@@ -32,7 +32,7 @@ APICCommonClass *apic_get_class(Error **errp)
apic_type = "kvm-apic";
} else if (xen_enabled()) {
apic_type = "xen-apic";
- } else if (whpx_apic_in_platform()) {
+ } else if (whpx_irqchip_in_kernel()) {
apic_type = "whpx-apic";
}
diff --git a/target/i386/whpx/whpx-all.c b/target/i386/whpx/whpx-all.c
index 9f671cc0a6..d7d55e0d19 100644
--- a/target/i386/whpx/whpx-all.c
+++ b/target/i386/whpx/whpx-all.c
@@ -607,7 +607,7 @@ void whpx_get_registers(CPUState *cpu)
hr);
}
- if (whpx_apic_in_platform()) {
+ if (whpx_irqchip_in_kernel()) {
/*
* Fetch the TPR value from the emulated APIC. It may get overwritten
* below with the value from CR8 returned by
@@ -749,7 +749,7 @@ void whpx_get_registers(CPUState *cpu)
assert(idx == RTL_NUMBER_OF(whpx_register_names));
- if (whpx_apic_in_platform()) {
+ if (whpx_irqchip_in_kernel()) {
whpx_apic_get(x86_cpu->apic_state);
}
@@ -1376,7 +1376,7 @@ static void whpx_vcpu_pre_run(CPUState *cpu)
}
/* Get pending hard interruption or replay one that was overwritten */
- if (!whpx_apic_in_platform()) {
+ if (!whpx_irqchip_in_kernel()) {
if (!vcpu->interruption_pending &&
vcpu->interruptable && (env->eflags & IF_MASK)) {
assert(!new_int.InterruptionPending);
@@ -1549,7 +1549,7 @@ int whpx_vcpu_run(CPUState *cpu)
if (exclusive_step_mode == WHPX_STEP_NONE) {
whpx_vcpu_process_async_events(cpu);
- if (cpu->halted && !whpx_apic_in_platform()) {
+ if (cpu->halted && !whpx_irqchip_in_kernel()) {
cpu->exception_index = EXCP_HLT;
qatomic_set(&cpu->exit_request, false);
return 0;
@@ -1637,7 +1637,7 @@ int whpx_vcpu_run(CPUState *cpu)
break;
case WHvRunVpExitReasonX64ApicEoi:
- assert(whpx_apic_in_platform());
+ assert(whpx_irqchip_in_kernel());
ioapic_eoi_broadcast(vcpu->exit_ctx.ApicEoi.InterruptVector);
break;
@@ -2184,7 +2184,7 @@ int whpx_accel_init(AccelState *as, MachineState *ms)
goto error;
}
} else {
- whpx->apic_in_platform = true;
+ whpx->kernel_irqchip = true;
}
}
@@ -2193,7 +2193,7 @@ int whpx_accel_init(AccelState *as, MachineState *ms)
prop.ExtendedVmExits.X64MsrExit = 1;
prop.ExtendedVmExits.X64CpuidExit = 1;
prop.ExtendedVmExits.ExceptionExit = 1;
- if (whpx_apic_in_platform()) {
+ if (whpx_irqchip_in_kernel()) {
prop.ExtendedVmExits.X64ApicInitSipiExitTrap = 1;
}
--
2.39.5 (Apple Git-154)
next prev parent reply other threads:[~2025-08-04 15:52 UTC|newest]
Thread overview: 60+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-08-04 14:23 [PATCH v4 00/17] WHPX support for Arm Mohamed Mediouni
2025-08-04 14:23 ` [PATCH v4 01/17] accel/system: Introduce hwaccel_enabled() helper Mohamed Mediouni
2025-08-04 16:00 ` Claudio Fontana
2025-08-04 16:12 ` Mohamed Mediouni
2025-08-04 18:58 ` Philippe Mathieu-Daudé
2025-08-04 14:23 ` [PATCH v4 02/17] hw/arm: virt: add GICv2m for the case when ITS is not available Mohamed Mediouni
2025-08-04 19:25 ` Pierrick Bouvier
2025-08-04 14:23 ` [PATCH v4 03/17] whpx: Move around files before introducing AArch64 support Mohamed Mediouni
2025-08-04 19:38 ` Pierrick Bouvier
2025-08-04 14:23 ` [PATCH v4 04/17] whpx: reshuffle common code Mohamed Mediouni
2025-08-04 19:41 ` Pierrick Bouvier
2025-08-04 14:23 ` [PATCH v4 05/17] whpx: ifdef out winhvemulation on non-x86_64 Mohamed Mediouni
2025-08-04 19:44 ` Pierrick Bouvier
2025-08-04 14:23 ` [PATCH v4 06/17] whpx: common: add WHPX_INTERCEPT_DEBUG_TRAPS define Mohamed Mediouni
2025-08-04 19:45 ` Pierrick Bouvier
2025-08-04 14:23 ` Mohamed Mediouni [this message]
2025-08-04 19:48 ` [PATCH v4 07/17] hw, target, accel: whpx: change apic_in_platform to kernel_irqchip Pierrick Bouvier
2025-08-04 14:23 ` [PATCH v4 08/17] whpx: interrupt controller support Mohamed Mediouni
2025-08-04 21:39 ` Pierrick Bouvier
2025-08-04 21:47 ` Mohamed Mediouni
2025-08-04 21:48 ` Pierrick Bouvier
2025-08-04 21:49 ` Pierrick Bouvier
2025-08-04 14:23 ` [PATCH v4 09/17] whpx: add arm64 support Mohamed Mediouni
2025-08-04 21:59 ` Pierrick Bouvier
2025-08-04 22:08 ` Mohamed Mediouni
2025-08-04 22:16 ` Pierrick Bouvier
2025-08-04 22:15 ` Pierrick Bouvier
2025-08-04 22:56 ` Philippe Mathieu-Daudé
2025-08-04 14:23 ` [PATCH v4 10/17] whpx: copy over memory management logic from hvf Mohamed Mediouni
2025-08-04 21:14 ` Pierrick Bouvier
2025-08-04 22:56 ` Philippe Mathieu-Daudé
2025-08-04 23:02 ` Pierrick Bouvier
2025-08-04 14:23 ` [PATCH v4 11/17] target/arm: cpu: mark WHPX as supporting PSCI 1.1 Mohamed Mediouni
2025-08-04 19:48 ` Pierrick Bouvier
2025-08-04 14:23 ` [PATCH v4 12/17] hw/arm: virt: cleanly fail on attempt to use the platform vGIC together with ITS Mohamed Mediouni
2025-08-04 19:50 ` Pierrick Bouvier
2025-08-04 19:56 ` Mohamed Mediouni
2025-08-04 20:40 ` Pierrick Bouvier
2025-08-04 20:59 ` Mohamed Mediouni
2025-08-04 21:22 ` Pierrick Bouvier
2025-08-04 22:59 ` Philippe Mathieu-Daudé
2025-08-04 23:52 ` Mohamed Mediouni
2025-08-04 14:23 ` [PATCH v4 13/17] whpx: arm64: clamp down IPA size Mohamed Mediouni
2025-08-04 20:46 ` Pierrick Bouvier
2025-08-04 14:23 ` [PATCH v4 14/17] hw/arm, accel/hvf, whpx: unify get_physical_address_range between WHPX and HVF Mohamed Mediouni
2025-08-04 20:58 ` Pierrick Bouvier
2025-08-04 23:03 ` Philippe Mathieu-Daudé
2025-08-04 23:10 ` Pierrick Bouvier
2025-08-04 23:13 ` Richard Henderson
2025-08-04 23:41 ` Mohamed Mediouni
2025-08-05 0:27 ` Mohamed Mediouni
2025-08-04 14:23 ` [PATCH v4 15/17] whpx: arm64: implement -cpu host Mohamed Mediouni
2025-08-04 21:27 ` Pierrick Bouvier
2025-08-04 21:49 ` Mohamed Mediouni
2025-08-04 22:00 ` Pierrick Bouvier
2025-08-04 14:23 ` [PATCH v4 16/17] target/arm: whpx: instantiate GIC early Mohamed Mediouni
2025-08-04 19:52 ` Pierrick Bouvier
2025-08-04 14:23 ` [PATCH v4 17/17] MAINTAINERS: Add myself as a maintainer for WHPX Mohamed Mediouni
2025-08-04 19:52 ` Pierrick Bouvier
2025-08-04 18:51 ` [PATCH v4 00/17] WHPX support for Arm Pierrick Bouvier
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20250804142326.72947-8-mohamed@unpredictable.fr \
--to=mohamed@unpredictable.fr \
--cc=agraf@csgraf.de \
--cc=anisinha@redhat.com \
--cc=berrange@redhat.com \
--cc=dirty@apple.com \
--cc=eduardo@habkost.net \
--cc=imammedo@redhat.com \
--cc=mads@ynddal.dk \
--cc=marcandre.lureau@redhat.com \
--cc=marcel.apfelbaum@gmail.com \
--cc=mst@redhat.com \
--cc=pbonzini@redhat.com \
--cc=peter.maydell@linaro.org \
--cc=phil@philjordan.eu \
--cc=philmd@linaro.org \
--cc=qemu-arm@nongnu.org \
--cc=qemu-devel@nongnu.org \
--cc=rbolshakov@ddn.com \
--cc=richard.henderson@linaro.org \
--cc=shannon.zhaosl@gmail.com \
--cc=sunilmut@microsoft.com \
--cc=wangyanan55@huawei.com \
--cc=zhao1.liu@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).