From: Jamin Lin via <qemu-devel@nongnu.org>
To: "reviewer:Incompatible changes" <devel@lists.libvirt.org>,
"Cédric Le Goater" <clg@kaod.org>,
"Peter Maydell" <peter.maydell@linaro.org>,
"Steven Lee" <steven_lee@aspeedtech.com>,
"Troy Lee" <leetroy@gmail.com>,
"Andrew Jeffery" <andrew@codeconstruct.com.au>,
"Joel Stanley" <joel@jms.id.au>,
"open list:All patches CC here" <qemu-devel@nongnu.org>,
"open list:ASPEED BMCs" <qemu-arm@nongnu.org>
Cc: <jamin_lin@aspeedtech.com>, <troy_lee@aspeedtech.com>,
<kane_chen@aspeedtech.com>
Subject: [PATCH v1 4/4] docs/specs/aspeed-intc: Remove GIC 128 - 136
Date: Mon, 1 Sep 2025 12:08:07 +0800 [thread overview]
Message-ID: <20250901040808.1454742-5-jamin_lin@aspeedtech.com> (raw)
In-Reply-To: <20250901040808.1454742-1-jamin_lin@aspeedtech.com>
The GIC interrupts 128 - 136 were only used by the AST2700 A0 SoC.
Since the AST2700 A0 has been deprecated, these interrupt
definitions are no longer needed. This commit removes them to
clean up the codebase.
Signed-off-by: Jamin Lin <jamin_lin@aspeedtech.com>
---
docs/specs/aspeed-intc.rst | 93 +++++++++++---------------------------
1 file changed, 26 insertions(+), 67 deletions(-)
diff --git a/docs/specs/aspeed-intc.rst b/docs/specs/aspeed-intc.rst
index 9cefd7f37f..c0a4b4d150 100644
--- a/docs/specs/aspeed-intc.rst
+++ b/docs/specs/aspeed-intc.rst
@@ -47,18 +47,7 @@ Bit GIC
9 201
==== ====
-AST2700 A0
-----------
-It has only one INTC controller, and currently, only GIC 128-136 is supported.
-To support both AST2700 A1 and AST2700 A0, there are 10 OR gates in the INTC,
-with gates 1 to 9 supporting GIC 128-136.
-
-Design for GICINT 132
----------------------
-The orgate has interrupt sources ranging from 0 to 31, with its output pin
-connected to INTC. The output pin is then connected to GIC 132.
-
-Block Diagram of GICINT 196 for AST2700 A1 and GICINT 132 for AST2700 A0
+Block Diagram of GICINT 196 for AST2700 A1
------------------------------------------------------------------------
.. code-block::
@@ -68,69 +57,39 @@ Block Diagram of GICINT 196 for AST2700 A1 and GICINT 132 for AST2700 A0
| To GICINT196 |
| |
| ETH1 |-----------| |--------------------------| |--------------| |
- | -------->|0 | | INTCIO | | orgates[0] | |
+ | ------->|0 | | INTCIO | | orgates[0] | |
| ETH2 | 4| orgates[0]------>|inpin[0]-------->outpin[0]|------->| 0 | |
- | -------->|1 5| orgates[1]------>|inpin[1]-------->outpin[1]|------->| 1 | |
+ | ------->|1 5| orgates[1]------>|inpin[1]-------->outpin[1]|------->| 1 | |
| ETH3 | 6| orgates[2]------>|inpin[2]-------->outpin[2]|------->| 2 | |
- | -------->|2 19| orgates[3]------>|inpin[3]-------->outpin[3]|------->| 3 OR[0:9] |-----| |
+ | ------->|2 19| orgates[3]------>|inpin[3]-------->outpin[3]|------->| 3 OR[0:9] |-----| |
| UART0 | 20|-->orgates[4]------>|inpin[4]-------->outpin[4]|------->| 4 | | |
- | -------->|7 21| orgates[5]------>|inpin[5]-------->outpin[5]|------->| 5 | | |
+ | ------->|7 21| orgates[5]------>|inpin[5]-------->outpin[5]|------->| 5 | | |
| UART1 | 22| orgates[6]------>|inpin[6]-------->outpin[6]|------->| 6 | | |
- | -------->|8 23| orgates[7]------>|inpin[7]-------->outpin[7]|------->| 7 | | |
+ | ------->|8 23| orgates[7]------>|inpin[7]-------->outpin[7]|------->| 7 | | |
| UART2 | 24| orgates[8]------>|inpin[8]-------->outpin[8]|------->| 8 | | |
- | -------->|9 25| orgates[9]------>|inpin[9]-------->outpin[9]|------->| 9 | | |
+ | ------->|9 25| orgates[9]------>|inpin[9]-------->outpin[9]|------->| 9 | | |
| UART3 | 26| |--------------------------| |--------------| | |
- | ---------|10 27| | |
+ | ------->|10 27| | |
| UART5 | 28| | |
- | -------->|11 29| | |
+ | ------->|11 29| | |
| UART6 | | | |
- | -------->|12 30| |-----------------------------------------------------------------------| |
+ | ------->|12 30| |-----------------------------------------------------------------------| |
| UART7 | 31| | |
- | -------->|13 | | |
- | UART8 | OR[0:31] | | |------------------------------| |----------| |
- | -------->|14 | | | INTC | | GIC | |
- | UART9 | | | |inpin[0:0]--------->outpin[0] |---------->|192 | |
- | -------->|15 | | |inpin[0:1]--------->outpin[1] |---------->|193 | |
- | UART10 | | | |inpin[0:2]--------->outpin[2] |---------->|194 | |
- | -------->|16 | | |inpin[0:3]--------->outpin[3] |---------->|195 | |
- | UART11 | | |--------------> |inpin[0:4]--------->outpin[4] |---------->|196 | |
- | -------->|17 | |inpin[0:5]--------->outpin[5] |---------->|197 | |
- | UART12 | | |inpin[0:6]--------->outpin[6] |---------->|198 | |
- | -------->|18 | |inpin[0:7]--------->outpin[7] |---------->|199 | |
- | |-----------| |inpin[0:8]--------->outpin[8] |---------->|200 | |
- | |inpin[0:9]--------->outpin[9] |---------->|201 | |
- |-------------------------------------------------------------------------------------------------------|
- |-------------------------------------------------------------------------------------------------------|
- | ETH1 |-----------| orgates[1]------->|inpin[1]----------->outpin[10]|---------->|128 | |
- | -------->|0 | orgates[2]------->|inpin[2]----------->outpin[11]|---------->|129 | |
- | ETH2 | 4| orgates[3]------->|inpin[3]----------->outpin[12]|---------->|130 | |
- | -------->|1 5| orgates[4]------->|inpin[4]----------->outpin[13]|---------->|131 | |
- | ETH3 | 6|---->orgates[5]------->|inpin[5]----------->outpin[14]|---------->|132 | |
- | -------->|2 19| orgates[6]------->|inpin[6]----------->outpin[15]|---------->|133 | |
- | UART0 | 20| orgates[7]------->|inpin[7]----------->outpin[16]|---------->|134 | |
- | -------->|7 21| orgates[8]------->|inpin[8]----------->outpin[17]|---------->|135 | |
- | UART1 | 22| orgates[9]------->|inpin[9]----------->outpin[18]|---------->|136 | |
- | -------->|8 23| |------------------------------| |----------| |
- | UART2 | 24| |
- | -------->|9 25| AST2700 A0 Design |
- | UART3 | 26| |
- | -------->|10 27| |
- | UART5 | 28| |
- | -------->|11 29| GICINT132 |
- | UART6 | | |
- | -------->|12 30| |
- | UART7 | 31| |
- | -------->|13 | |
- | UART8 | OR[0:31] | |
- | -------->|14 | |
- | UART9 | | |
- | -------->|15 | |
- | UART10 | | |
- | -------->|16 | |
- | UART11 | | |
- | -------->|17 | |
- | UART12 | | |
- | -------->|18 | |
- | |-----------| |
+ | ------->|13 | | |
+ | UART8 | OR[0:31] | | |-----------------------------| |----------| |
+ | ------->|14 | | | INTC | | GIC | |
+ | UART9 | | | |inpin[0:0]--------->outpin[0]|--------->|192 | |
+ | ------->|15 | | |inpin[0:1]--------->outpin[1]|--------->|193 | |
+ | UART10 | | | |inpin[0:2]--------->outpin[2]|--------->|194 | |
+ | ------->|16 | | |inpin[0:3]--------->outpin[3]|--------->|195 | |
+ | UART11 | | |--------------> |inpin[0:4]--------->outpin[4]|--------->|196 | |
+ | ------->|17 | |inpin[0:5]--------->outpin[5]|--------->|197 | |
+ | UART12 | | |inpin[0:6]--------->outpin[6]|--------->|198 | |
+ | ------->|18 | |inpin[0:7]--------->outpin[7]|--------->|199 | |
+ | |-----------| |inpin[0:8]--------->outpin[8]|--------->|200 | |
+ | |inpin[0:9]--------->outpin[9]|--------->|201 | |
+ | |-----------------------------| |----------| |
+ | |
| |
|-------------------------------------------------------------------------------------------------------|
+
--
2.43.0
prev parent reply other threads:[~2025-09-01 4:09 UTC|newest]
Thread overview: 7+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-09-01 4:08 [PATCH v1 0/4] Remove AST2700 A0 Jamin Lin via
2025-09-01 4:08 ` [PATCH v1 1/4] hw/arm: Remove ast2700a0-evb machine Jamin Lin via
2025-09-01 8:28 ` [SPAM] " Cédric Le Goater
2025-09-01 8:31 ` Jamin Lin
2025-09-01 4:08 ` [PATCH v1 2/4] hw/arm/aspeed_ast27x0: Remove ast2700-a0 SOC Jamin Lin via
2025-09-01 4:08 ` [PATCH v1 3/4] hw/intc/aspeed: Remove GIC 128 - 136 Jamin Lin via
2025-09-01 4:08 ` Jamin Lin via [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20250901040808.1454742-5-jamin_lin@aspeedtech.com \
--to=qemu-devel@nongnu.org \
--cc=andrew@codeconstruct.com.au \
--cc=clg@kaod.org \
--cc=devel@lists.libvirt.org \
--cc=jamin_lin@aspeedtech.com \
--cc=joel@jms.id.au \
--cc=kane_chen@aspeedtech.com \
--cc=leetroy@gmail.com \
--cc=peter.maydell@linaro.org \
--cc=qemu-arm@nongnu.org \
--cc=steven_lee@aspeedtech.com \
--cc=troy_lee@aspeedtech.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).