From: Harsh Prateek Bora <harshpb@linux.ibm.com>
To: qemu-devel@nongnu.org
Subject: [PULL 00/27] ppc-for-20250928 queue
Date: Mon, 29 Sep 2025 00:56:02 +0530 [thread overview]
Message-ID: <20250928192629.139822-1-harshpb@linux.ibm.com> (raw)
The following changes since commit d6dfd8d40cebebc3378d379cd28879e0345fbf91:
Merge tag 'pull-target-arm-20250926' of https://gitlab.com/pm215/qemu into staging (2025-09-26 13:27:01 -0700)
are available in the Git repository at:
https://gitlab.com/harshpb/qemu.git tags/pull-ppc-for-20250928-20250929
for you to fetch changes up to 6c51df580d2a64b4e1ef7bdbffeb3615ffe25d43:
target/ppc: use MAKE_64BIT_MASK for mcrfs exception clear mask (2025-09-28 23:50:36 +0530)
----------------------------------------------------------------
ppc queue for 20250928
* Support for PowerNV11 and PPE42 CPU/Machines.
* Deprecation of Power8E and Power8NVL
* Decodetree patches for some floating-point instructions
* Minor bug fixes, improvements in ppc/spapr/xive/xics.
Qemu CI: https://gitlab.com/harshpb/qemu/-/pipelines/2068351418
----------------------------------------------------------------
Aditya Gupta (10):
ppc/pnv: Introduce Pnv11Chip
ppc/pnv: Introduce Power11 PowerNV machine
ppc/pnv: Add PnvChipClass handler to get reference to interrupt controller
ppc/pnv: Add XIVE2 controller to Power11
ppc/pnv: Add PHB5 PCIe Host bridge to Power11
ppc/pnv: Add ChipTOD model for Power11
tests/powernv: Switch to buildroot images instead of op-build
tests/powernv: Add PowerNV test for Power11
target/ppc: Introduce macro for deprecating PowerPC CPUs
target/ppc: Deprecate Power8E and Power8NVL
Chinmay Rath (4):
target/ppc: Move floating-point rounding and conversion instructions to decodetree.
target/ppc: Move floating-point compare instructions to decodetree.
target/ppc: Move floating-point move instructions to decodetree.
target/ppc: Move remaining floating-point move instructions to decodetree.
Denis Sergeev (1):
target/ppc: use MAKE_64BIT_MASK for mcrfs exception clear mask
Fabian Vogt (1):
hw/intc/xics: Add missing call to register vmstate_icp_server
Gautam Menghani (1):
ppc/xive2: Fix integer overflow warning in xive2_redistribute()
Glenn Miles (9):
target/ppc: IBM PPE42 general regs and flags
target/ppc: Add IBM PPE42 family of processors
target/ppc: IBM PPE42 exception flags and regs
target/ppc: Add IBM PPE42 exception model
target/ppc: Support for IBM PPE42 MMU
target/ppc: Add IBM PPE42 special instructions
hw/ppc: Support for an IBM PPE42 CPU decrementer
hw/ppc: Add a test machine for the IBM PPE42 CPU
tests/functional: Add test for IBM PPE42 instructions
Harsh Prateek Bora (1):
ppc/spapr: init lrdr-capapcity phys with ram size if maxmem not provided
MAINTAINERS | 7 +
docs/about/deprecated.rst | 9 +
docs/system/ppc/powernv.rst | 9 +-
include/hw/ppc/pnv.h | 38 ++
include/hw/ppc/pnv_chip.h | 8 +
include/hw/ppc/pnv_chiptod.h | 2 +
include/hw/ppc/pnv_xscom.h | 49 +++
include/hw/ppc/ppc.h | 1 +
target/ppc/cpu-models.h | 4 +
target/ppc/cpu.h | 76 +++-
target/ppc/helper.h | 38 +-
target/ppc/insn32.decode | 106 +++++-
hw/intc/pnv_xive2.c | 4 +-
hw/intc/xics.c | 2 +
hw/intc/xive2.c | 45 ++-
hw/ppc/pnv.c | 560 ++++++++++++++++++++++++++++++
hw/ppc/pnv_chiptod.c | 59 ++++
hw/ppc/pnv_core.c | 17 +
hw/ppc/ppc_booke.c | 7 +-
hw/ppc/ppe42_machine.c | 101 ++++++
hw/ppc/spapr.c | 11 +-
target/ppc/cpu-models.c | 27 +-
target/ppc/cpu_init.c | 251 +++++++++++---
target/ppc/excp_helper.c | 163 +++++++++
target/ppc/fpu_helper.c | 38 +-
target/ppc/helper_regs.c | 45 ++-
target/ppc/tcg-excp_helper.c | 12 +
target/ppc/translate.c | 35 +-
target/ppc/translate/fp-impl.c.inc | 291 ++++++----------
target/ppc/translate/fp-ops.c.inc | 30 --
target/ppc/translate/ppe-impl.c.inc | 609 +++++++++++++++++++++++++++++++++
hw/ppc/Kconfig | 5 +
hw/ppc/meson.build | 2 +
tests/functional/ppc/meson.build | 1 +
tests/functional/ppc/test_ppe42.py | 79 +++++
tests/functional/ppc64/test_powernv.py | 34 +-
36 files changed, 2407 insertions(+), 368 deletions(-)
create mode 100644 hw/ppc/ppe42_machine.c
create mode 100644 target/ppc/translate/ppe-impl.c.inc
create mode 100644 tests/functional/ppc/test_ppe42.py
next reply other threads:[~2025-09-28 19:28 UTC|newest]
Thread overview: 33+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-09-28 19:26 Harsh Prateek Bora [this message]
2025-09-28 19:26 ` [PULL 01/27] ppc/pnv: Introduce Pnv11Chip Harsh Prateek Bora
2025-09-28 19:26 ` [PULL 02/27] ppc/pnv: Introduce Power11 PowerNV machine Harsh Prateek Bora
2025-09-28 19:26 ` [PULL 03/27] ppc/pnv: Add PnvChipClass handler to get reference to interrupt controller Harsh Prateek Bora
2025-09-28 19:26 ` [PULL 04/27] ppc/pnv: Add XIVE2 controller to Power11 Harsh Prateek Bora
2025-09-28 19:26 ` [PULL 05/27] ppc/pnv: Add PHB5 PCIe Host bridge " Harsh Prateek Bora
2025-09-28 19:26 ` [PULL 06/27] ppc/pnv: Add ChipTOD model for Power11 Harsh Prateek Bora
2025-09-28 19:26 ` [PULL 07/27] tests/powernv: Switch to buildroot images instead of op-build Harsh Prateek Bora
2025-09-28 19:26 ` [PULL 08/27] tests/powernv: Add PowerNV test for Power11 Harsh Prateek Bora
2025-09-28 19:26 ` [PULL 09/27] target/ppc: IBM PPE42 general regs and flags Harsh Prateek Bora
2025-09-28 19:26 ` [PULL 10/27] target/ppc: Add IBM PPE42 family of processors Harsh Prateek Bora
2025-09-28 19:26 ` [PULL 11/27] target/ppc: IBM PPE42 exception flags and regs Harsh Prateek Bora
2025-09-28 19:26 ` [PULL 12/27] target/ppc: Add IBM PPE42 exception model Harsh Prateek Bora
2025-09-28 19:26 ` [PULL 13/27] target/ppc: Support for IBM PPE42 MMU Harsh Prateek Bora
2025-09-28 19:26 ` [PULL 14/27] target/ppc: Add IBM PPE42 special instructions Harsh Prateek Bora
2025-09-28 19:26 ` [PULL 15/27] hw/ppc: Support for an IBM PPE42 CPU decrementer Harsh Prateek Bora
2025-09-28 19:26 ` [PULL 16/27] hw/ppc: Add a test machine for the IBM PPE42 CPU Harsh Prateek Bora
2025-09-28 19:26 ` [PULL 17/27] tests/functional: Add test for IBM PPE42 instructions Harsh Prateek Bora
2025-09-28 19:26 ` [PULL 18/27] hw/intc/xics: Add missing call to register vmstate_icp_server Harsh Prateek Bora
2025-09-29 19:32 ` Michael Tokarev
2025-09-30 4:15 ` Harsh Prateek Bora
2025-09-28 19:26 ` [PULL 19/27] ppc/spapr: init lrdr-capapcity phys with ram size if maxmem not provided Harsh Prateek Bora
2025-09-29 19:36 ` Michael Tokarev
2025-09-30 4:18 ` Harsh Prateek Bora
2025-09-28 19:26 ` [PULL 20/27] ppc/xive2: Fix integer overflow warning in xive2_redistribute() Harsh Prateek Bora
2025-09-28 19:26 ` [PULL 21/27] target/ppc: Move floating-point rounding and conversion instructions to decodetree Harsh Prateek Bora
2025-09-28 19:26 ` [PULL 22/27] target/ppc: Move floating-point compare " Harsh Prateek Bora
2025-09-28 19:26 ` [PULL 23/27] target/ppc: Move floating-point move " Harsh Prateek Bora
2025-09-28 19:26 ` [PULL 24/27] target/ppc: Move remaining " Harsh Prateek Bora
2025-09-28 19:26 ` [PULL 25/27] target/ppc: Introduce macro for deprecating PowerPC CPUs Harsh Prateek Bora
2025-09-28 19:26 ` [PULL 26/27] target/ppc: Deprecate Power8E and Power8NVL Harsh Prateek Bora
2025-09-28 19:26 ` [PULL 27/27] target/ppc: use MAKE_64BIT_MASK for mcrfs exception clear mask Harsh Prateek Bora
2025-09-29 16:50 ` [PULL 00/27] ppc-for-20250928 queue Richard Henderson
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20250928192629.139822-1-harshpb@linux.ibm.com \
--to=harshpb@linux.ibm.com \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).