From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 07FBECCD18E for ; Tue, 14 Oct 2025 20:10:14 +0000 (UTC) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1v8lKF-0002qo-Sr; Tue, 14 Oct 2025 16:08:51 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1v8lK8-0002lv-L9 for qemu-devel@nongnu.org; Tue, 14 Oct 2025 16:08:45 -0400 Received: from mail-pg1-x534.google.com ([2607:f8b0:4864:20::534]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1v8lJ9-0005PY-Ne for qemu-devel@nongnu.org; Tue, 14 Oct 2025 16:08:43 -0400 Received: by mail-pg1-x534.google.com with SMTP id 41be03b00d2f7-b6a0a7f3a47so39313a12.1 for ; Tue, 14 Oct 2025 13:07:43 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1760472461; x=1761077261; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=fnPHkR0njX4AqazQ6eEmA4gBMrMS6vcZ8iE2evnsKIo=; b=To07x0sRHRUCXrtJG/NV/5qYt1EqQ24xdAwwRWmjo45K3fu0/EZpscaxNTHW5a6jvd HOrpyAS34P/lKrnW4NTMAULgFcU2Lam6Hc9HfAZb4yPbSEOpWK23rL/JJ8+VnlXwr63B LkxBLwx1om7gvMV+CZqUGkU4K8uRXBEin9UsnM6KcJzO6ufKK57myA36Neo28ZpM0gzb pTmv2KOg2lFrlce9s3ooSzg+KenkcO5Dtj8263C7Ed4OU2EaYv5N8h11B++QSLpDfec5 9ixpfvOjNStp3xhI7ZM2509H56i4P3eTZWRQOK09wZVMlzG4zfaVLgMGD5zdxjsjkB9P Xlug== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1760472461; x=1761077261; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=fnPHkR0njX4AqazQ6eEmA4gBMrMS6vcZ8iE2evnsKIo=; b=q37qN5SaIefvd/WAOiD5Gas5EfsQIfuC53p/F0INVAPmXHbG36nuRtKh7ydUQdC6oZ kq6RA6zsrDQCCjFOxAdVfhqcbr4hp4DrQpVo3gXXSVKl5LUpQlxZZiy1r5sy0MCs4f3O qPISWmABoBwA8cSr7TFQQuCZg0H+YHY1n/3ADYdkZeqVAqoo4hVtqq/5ECYTfT+Qf+OC +F/SQBYE3TthWQFnUh3WjkzWkVgIBxDJvN2HEmvaMuCN0u2TtaSZiW2rOVJUvevNZtyY a3/2ewidLWCTbtafz+5g1mzOEH2f+yGoUK2HbHmwzwOvyZgR1CPHpeP0DS1fo15+FnY9 QKdg== X-Gm-Message-State: AOJu0YwMRLqJIAsduDWIVkpD2nSQcgJ84XoRPwkcwr9NqC30j8uSDQ/s 4GlRST1bqp9wfaqDIuWAmNbGMLfDjdfugoaoDHE7Q14cOcUqh9dE0NIBw/Cmy4xaIO0i1Ii0Gra 6C8QkU2M= X-Gm-Gg: ASbGncsdn8QACqISIKkZUbSqhUqoXXDQsSB0RxDESpzfdi9lJFqLDNiScRuqMNEpaap cDK0+qrus5J7gwjo7bRUyZ7rAB1o1JcC1DEtoB0or+Lq8NJSdXFjVgpVZO77N9kGC5GIvhjtliV 4HeNE67nI4lts8VtEjMUcl13/VMyh57jmyhpIS/lmBWVk/S4BHCuakhdzhMMf+wqGnyEJquNR+r wE67wnmwlyNJtoNt4ZcEvanGM17Z464kXa6ChO45Je1OO7+bCO6wpKTi/Y1FTsYyPPJ0UDDcUrI NgU76CH7FevM2euYGLcoNMANFhXQxM501nDgaPJ+E0Mn9NOW/Zsewl36x9n+oTQBCWktoLOMPbn BFDHnOquqDhyntmWsn1PjQ+KI0aliGcpchjr+USPYtsFYYt0ryXI0Witle3b25g== X-Google-Smtp-Source: AGHT+IHn6tHZi6h1Qv6LVm0QmLNrZJXxEhVqAKrJR+w6QZos43FK4oToQEDPej26Q722QAOotaY1PQ== X-Received: by 2002:a17:903:2f0e:b0:272:a900:c42b with SMTP id d9443c01a7336-290273ef03dmr326284525ad.31.1760472460826; Tue, 14 Oct 2025 13:07:40 -0700 (PDT) Received: from stoup.. ([71.212.157.132]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-29034f93ea2sm172100975ad.126.2025.10.14.13.07.40 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 14 Oct 2025 13:07:40 -0700 (PDT) From: Richard Henderson To: qemu-devel@nongnu.org Cc: qemu-arm@nongnu.org Subject: [PATCH v2 30/37] target/arm: Implement TLBIP RVA{L}E2{IS,OS} Date: Tue, 14 Oct 2025 13:07:11 -0700 Message-ID: <20251014200718.422022-31-richard.henderson@linaro.org> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20251014200718.422022-1-richard.henderson@linaro.org> References: <20251014200718.422022-1-richard.henderson@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Received-SPF: pass client-ip=2607:f8b0:4864:20::534; envelope-from=richard.henderson@linaro.org; helo=mail-pg1-x534.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+qemu-devel=archiver.kernel.org@nongnu.org Sender: qemu-devel-bounces+qemu-devel=archiver.kernel.org@nongnu.org Signed-off-by: Richard Henderson --- target/arm/tcg/tlb-insns.c | 52 +++++++++++++++++++++++++++----------- 1 file changed, 37 insertions(+), 15 deletions(-) diff --git a/target/arm/tcg/tlb-insns.c b/target/arm/tcg/tlb-insns.c index 6c07839e3f..cbab7f81f9 100644 --- a/target/arm/tcg/tlb-insns.c +++ b/target/arm/tcg/tlb-insns.c @@ -1031,11 +1031,16 @@ static void tlbi_aa64_rvae2_write(CPUARMState *env, * since we don't support flush-for-specific-ASID-only or * flush-last-level-only. */ - do_rvae_write(env, value, vae2_tlbmask(env), tlb_force_broadcast(env)); +} - +static void tlbi_aa64_rvae2_write128(CPUARMState *env, + const ARMCPRegInfo *ri, + uint64_t vallo, uint64_t valhi) +{ + do_rvae_write128(env, vallo, valhi, vae2_tlbmask(env), + tlb_force_broadcast(env)); } static void tlbi_aa64_rvae2is_write(CPUARMState *env, @@ -1048,9 +1053,14 @@ static void tlbi_aa64_rvae2is_write(CPUARMState *env, * since we don't support flush-for-specific-ASID-only, * flush-last-level-only or inner/outer shareable specific flushes. */ - do_rvae_write(env, value, vae2_tlbmask(env), true); +} +static void tlbi_aa64_rvae2is_write128(CPUARMState *env, + const ARMCPRegInfo *ri, + uint64_t vallo, uint64_t valhi) +{ + do_rvae_write128(env, vallo, valhi, vae2_tlbmask(env), true); } static void tlbi_aa64_rvae3_write(CPUARMState *env, @@ -1202,13 +1212,17 @@ static const ARMCPRegInfo tlbirange_reginfo[] = { { .name = "TLBI_RVAE2IS", .state = ARM_CP_STATE_AA64, .opc0 = 1, .opc1 = 4, .crn = 8, .crm = 2, .opc2 = 1, .access = PL2_W, - .type = ARM_CP_NO_RAW | ARM_CP_ADD_TLBI_NXS | ARM_CP_EL3_NO_EL2_UNDEF, - .writefn = tlbi_aa64_rvae2is_write }, + .type = ARM_CP_NO_RAW | ARM_CP_ADD_TLBI_NXS | + ARM_CP_EL3_NO_EL2_UNDEF | ARM_CP_128BIT, + .writefn = tlbi_aa64_rvae2is_write, + .write128fn = tlbi_aa64_rvae2is_write128 }, { .name = "TLBI_RVALE2IS", .state = ARM_CP_STATE_AA64, .opc0 = 1, .opc1 = 4, .crn = 8, .crm = 2, .opc2 = 5, .access = PL2_W, - .type = ARM_CP_NO_RAW | ARM_CP_ADD_TLBI_NXS | ARM_CP_EL3_NO_EL2_UNDEF, - .writefn = tlbi_aa64_rvae2is_write }, + .type = ARM_CP_NO_RAW | ARM_CP_ADD_TLBI_NXS | + ARM_CP_EL3_NO_EL2_UNDEF | ARM_CP_128BIT, + .writefn = tlbi_aa64_rvae2is_write, + .write128fn = tlbi_aa64_rvae2is_write128 }, { .name = "TLBI_RIPAS2E1", .state = ARM_CP_STATE_AA64, .opc0 = 1, .opc1 = 4, .crn = 8, .crm = 4, .opc2 = 2, .access = PL2_W, @@ -1224,23 +1238,31 @@ static const ARMCPRegInfo tlbirange_reginfo[] = { { .name = "TLBI_RVAE2OS", .state = ARM_CP_STATE_AA64, .opc0 = 1, .opc1 = 4, .crn = 8, .crm = 5, .opc2 = 1, .access = PL2_W, - .type = ARM_CP_NO_RAW | ARM_CP_ADD_TLBI_NXS | ARM_CP_EL3_NO_EL2_UNDEF, - .writefn = tlbi_aa64_rvae2is_write }, + .type = ARM_CP_NO_RAW | ARM_CP_ADD_TLBI_NXS | + ARM_CP_EL3_NO_EL2_UNDEF | ARM_CP_128BIT, + .writefn = tlbi_aa64_rvae2is_write, + .write128fn = tlbi_aa64_rvae2is_write128 }, { .name = "TLBI_RVALE2OS", .state = ARM_CP_STATE_AA64, .opc0 = 1, .opc1 = 4, .crn = 8, .crm = 5, .opc2 = 5, .access = PL2_W, - .type = ARM_CP_NO_RAW | ARM_CP_ADD_TLBI_NXS | ARM_CP_EL3_NO_EL2_UNDEF, - .writefn = tlbi_aa64_rvae2is_write }, + .type = ARM_CP_NO_RAW | ARM_CP_ADD_TLBI_NXS | + ARM_CP_EL3_NO_EL2_UNDEF | ARM_CP_128BIT, + .writefn = tlbi_aa64_rvae2is_write, + .write128fn = tlbi_aa64_rvae2is_write128 }, { .name = "TLBI_RVAE2", .state = ARM_CP_STATE_AA64, .opc0 = 1, .opc1 = 4, .crn = 8, .crm = 6, .opc2 = 1, .access = PL2_W, - .type = ARM_CP_NO_RAW | ARM_CP_ADD_TLBI_NXS | ARM_CP_EL3_NO_EL2_UNDEF, - .writefn = tlbi_aa64_rvae2_write }, + .type = ARM_CP_NO_RAW | ARM_CP_ADD_TLBI_NXS | + ARM_CP_EL3_NO_EL2_UNDEF | ARM_CP_128BIT, + .writefn = tlbi_aa64_rvae2_write, + .write128fn = tlbi_aa64_rvae2_write128 }, { .name = "TLBI_RVALE2", .state = ARM_CP_STATE_AA64, .opc0 = 1, .opc1 = 4, .crn = 8, .crm = 6, .opc2 = 5, .access = PL2_W, - .type = ARM_CP_NO_RAW | ARM_CP_ADD_TLBI_NXS | ARM_CP_EL3_NO_EL2_UNDEF, - .writefn = tlbi_aa64_rvae2_write }, + .type = ARM_CP_NO_RAW | ARM_CP_ADD_TLBI_NXS | + ARM_CP_EL3_NO_EL2_UNDEF | ARM_CP_128BIT, + .writefn = tlbi_aa64_rvae2_write, + .write128fn = tlbi_aa64_rvae2_write128 }, { .name = "TLBI_RVAE3IS", .state = ARM_CP_STATE_AA64, .opc0 = 1, .opc1 = 6, .crn = 8, .crm = 2, .opc2 = 1, .access = PL3_W, .type = ARM_CP_NO_RAW | ARM_CP_ADD_TLBI_NXS, -- 2.43.0