From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 28481CCD18E for ; Tue, 14 Oct 2025 20:13:20 +0000 (UTC) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1v8lL9-000408-Cg; Tue, 14 Oct 2025 16:09:47 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1v8lKW-0003Ew-Vn for qemu-devel@nongnu.org; Tue, 14 Oct 2025 16:09:09 -0400 Received: from mail-pl1-x633.google.com ([2607:f8b0:4864:20::633]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1v8lJG-0005RY-7I for qemu-devel@nongnu.org; Tue, 14 Oct 2025 16:09:08 -0400 Received: by mail-pl1-x633.google.com with SMTP id d9443c01a7336-269af38418aso67062455ad.1 for ; Tue, 14 Oct 2025 13:07:47 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1760472465; x=1761077265; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=ghLuR3gXYt6fnGHVL4mdQCSf+iXVALSdZ/1qqHB0W5k=; b=yaBODpMPwwkMsXYX6+DcPxRuzL+gO++NB2Qwg7STMmtgEGXssrbRtrbWSBrX9xf84v iMROzJ/t5gfjySG+pQAr+Cc9bZ5x4TzNknDRDGGZcDQbWNmAiaXgEvFmLRf5cxWlWbiv wAJOovVnY7cLRNtQ9VgGp/5o8JM2u7fjXuCnb9XVVLA0iF/gXcLhkvKJfacdHeAmEVuj w3JpqXxtB9xgnluXRXWHZ6itUEmXUsGmA4YTPFZgVa5Y7FW3TPTaIEMjkMMzKFI4AW4p vDAnNeHwWvcCd5bJZdoxoiIlrVvYiWuRQ3OfwTtvtEyxNKOjm5QfNxT1DDtG1a0PaenJ VAug== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1760472465; x=1761077265; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=ghLuR3gXYt6fnGHVL4mdQCSf+iXVALSdZ/1qqHB0W5k=; b=FTTwm6dFXqksuxqFqKUa/OMhB89Gzlzbbnbf+KyEe09mcSmpx9LgcaCJbYEnQMuazT sGvH4i13Xm7uRtDEe3/QQCJmU/AbpAMxjLiMGy3qhkrUMjazS+8+r86Jd+d3fug/Pjnj ePykGBreR8NsStxGjZY8PCGI1pNMjY+jW07PCPpyIE6tfX6tzZmY+rUNbr3VjbthvU3Q IRV0t3g6zAJ7KlxDJPqjFypNDWNvCGrPz5O7KpZmjOynfnx89ifHYCyRaMOMfHMN+LKJ e+I7Kq9DKi8EhnG24PNewXRf6LCrbpz3HXaIbDRO25GhTs5P8XoQtGp8qqfOfropNSOI pZvg== X-Gm-Message-State: AOJu0Yy8kYd7ZxdCmNlPR1YsOpXjX0M+c3ChDP65SWxGyHaOf74r3L2w IFULSF9blUdUXJR8UU3Z5EwJORe87Dh3Ah2I7fFxIxX0vDLcdaLeo9un2VNOQqp0lioEqqtXLdA WlUeruJY= X-Gm-Gg: ASbGncvXOhiFWQ03miJUY8B7mpMJ0DZINZEza//L+utWppOuEGnVqZ6YrZDSzxiH7Fz i6Gbua9i40E0d5ENBfuP/NsNrvwtKyfphf8AGTnRR1newTPTRc5Ba+C8PHDFcjEuStUelXKUW+X JvAgdzMqkIurL5GZ9+8zPVfUPCrQED14FdIVWNTjbxTnllDEZjv4ubXvqNYD8m4memWJYeqYLOf CEr1GzVzffipsV/pP9SuFlbEaAHIB8t/EMJodYFenjgBHyQOaon3Sb6ZCQq2IZZdwsG5LEHLVt+ W9iKF4iLF9frLYqpYUe1DOcEuRZy7iAcARiyVuuv4Pmv+MrPCDbUR+B9miB2UIAw/U3kwwAzgTf RotPW+1e5XaXM1G/A9ee1deGS5B2bwJ4nkosL8UvIQ37IIQS3mkI= X-Google-Smtp-Source: AGHT+IH0J59BmeBYRPGNRw0Fex6sDoGBhYrUyKQQ4zqVuKTjjFThG+dNPUdEV1Hx4NnFdVOh1j+6Ag== X-Received: by 2002:a17:903:910:b0:258:9d26:1860 with SMTP id d9443c01a7336-290273ffeb7mr357893535ad.40.1760472464536; Tue, 14 Oct 2025 13:07:44 -0700 (PDT) Received: from stoup.. ([71.212.157.132]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-29034f93ea2sm172100975ad.126.2025.10.14.13.07.44 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 14 Oct 2025 13:07:44 -0700 (PDT) From: Richard Henderson To: qemu-devel@nongnu.org Cc: qemu-arm@nongnu.org Subject: [PATCH v2 36/37] target/arm: Implement TLBIP VA{L}E3{IS,OS} Date: Tue, 14 Oct 2025 13:07:17 -0700 Message-ID: <20251014200718.422022-37-richard.henderson@linaro.org> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20251014200718.422022-1-richard.henderson@linaro.org> References: <20251014200718.422022-1-richard.henderson@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Received-SPF: pass client-ip=2607:f8b0:4864:20::633; envelope-from=richard.henderson@linaro.org; helo=mail-pl1-x633.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+qemu-devel=archiver.kernel.org@nongnu.org Sender: qemu-devel-bounces+qemu-devel=archiver.kernel.org@nongnu.org Signed-off-by: Richard Henderson --- target/arm/tcg/tlb-insns.c | 35 +++++++++++++++++++++++++++-------- 1 file changed, 27 insertions(+), 8 deletions(-) diff --git a/target/arm/tcg/tlb-insns.c b/target/arm/tcg/tlb-insns.c index ea2b56e245..2b76ea077f 100644 --- a/target/arm/tcg/tlb-insns.c +++ b/target/arm/tcg/tlb-insns.c @@ -540,6 +540,17 @@ static void tlbi_aa64_vae3is_write(CPUARMState *env, const ARMCPRegInfo *ri, vae3_tlbmask(), bits); } +static void tlbi_aa64_vae3is_write128(CPUARMState *env, const ARMCPRegInfo *ri, + uint64_t vallo, uint64_t valhi) +{ + CPUState *cs = env_cpu(env); + uint64_t pageaddr = extract64(valhi << 12, 0, 56); + int bits = tlbbits_for_regime(env, ARMMMUIdx_E3, pageaddr); + + tlb_flush_page_bits_by_mmuidx_all_cpus_synced(cs, pageaddr, + ARMMMUIdxBit_E3, bits); +} + static int ipas2e1_tlbmask(CPUARMState *env, int64_t value) { /* @@ -899,12 +910,16 @@ static const ARMCPRegInfo tlbi_el3_cp_reginfo[] = { .writefn = tlbi_aa64_alle3is_write }, { .name = "TLBI_VAE3IS", .state = ARM_CP_STATE_AA64, .opc0 = 1, .opc1 = 6, .crn = 8, .crm = 3, .opc2 = 1, - .access = PL3_W, .type = ARM_CP_NO_RAW | ARM_CP_ADD_TLBI_NXS, - .writefn = tlbi_aa64_vae3is_write }, + .access = PL3_W, + .type = ARM_CP_NO_RAW | ARM_CP_ADD_TLBI_NXS | ARM_CP_128BIT, + .writefn = tlbi_aa64_vae3is_write, + .write128fn = tlbi_aa64_vae3is_write128 }, { .name = "TLBI_VALE3IS", .state = ARM_CP_STATE_AA64, .opc0 = 1, .opc1 = 6, .crn = 8, .crm = 3, .opc2 = 5, - .access = PL3_W, .type = ARM_CP_NO_RAW | ARM_CP_ADD_TLBI_NXS, - .writefn = tlbi_aa64_vae3is_write }, + .access = PL3_W, + .type = ARM_CP_NO_RAW | ARM_CP_ADD_TLBI_NXS | ARM_CP_128BIT, + .writefn = tlbi_aa64_vae3is_write, + .write128fn = tlbi_aa64_vae3is_write128 }, { .name = "TLBI_ALLE3", .state = ARM_CP_STATE_AA64, .opc0 = 1, .opc1 = 6, .crn = 8, .crm = 7, .opc2 = 0, .access = PL3_W, .type = ARM_CP_NO_RAW | ARM_CP_ADD_TLBI_NXS, @@ -1474,12 +1489,16 @@ static const ARMCPRegInfo tlbios_reginfo[] = { .writefn = tlbi_aa64_alle3is_write }, { .name = "TLBI_VAE3OS", .state = ARM_CP_STATE_AA64, .opc0 = 1, .opc1 = 6, .crn = 8, .crm = 1, .opc2 = 1, - .access = PL3_W, .type = ARM_CP_NO_RAW | ARM_CP_ADD_TLBI_NXS, - .writefn = tlbi_aa64_vae3is_write }, + .access = PL3_W, + .type = ARM_CP_NO_RAW | ARM_CP_ADD_TLBI_NXS | ARM_CP_128BIT, + .writefn = tlbi_aa64_vae3is_write, + .write128fn = tlbi_aa64_vae3is_write128 }, { .name = "TLBI_VALE3OS", .state = ARM_CP_STATE_AA64, .opc0 = 1, .opc1 = 6, .crn = 8, .crm = 1, .opc2 = 5, - .access = PL3_W, .type = ARM_CP_NO_RAW | ARM_CP_ADD_TLBI_NXS, - .writefn = tlbi_aa64_vae3is_write }, + .access = PL3_W, + .type = ARM_CP_NO_RAW | ARM_CP_ADD_TLBI_NXS | ARM_CP_128BIT, + .writefn = tlbi_aa64_vae3is_write, + .write128fn = tlbi_aa64_vae3is_write128 }, }; static void tlbi_aa64_paall_write(CPUARMState *env, const ARMCPRegInfo *ri, -- 2.43.0