From: Zhenzhong Duan <zhenzhong.duan@intel.com>
To: qemu-devel@nongnu.org
Cc: mst@redhat.com, jasowang@redhat.com, peterx@redhat.com,
yi.l.liu@intel.com, clement.mathieu--drif@eviden.com,
Zhenzhong Duan <zhenzhong.duan@intel.com>
Subject: [PATCH v3 0/3] Fix DMA failure when there is domain switch in guest
Date: Fri, 17 Oct 2025 05:35:59 -0400 [thread overview]
Message-ID: <20251017093602.525338-1-zhenzhong.duan@intel.com> (raw)
Hi,
This fixes an DMA failure issue in guest when user switch domain
manually. E.g., echo [DMA|identity] > /sys/kernel/iommu_groups/6/type
First two patches come from [PATCH v6 00/22] intel_iommu: Enable first stage translation for passthrough device
which added basic support for pasid cache invalidation, the 3rd patch
add a fix.
Test:
both vhost network card and VFIO device,
guest config with and without iommu=pt,
switch domain with echo [DMA|identity] > /sys/kernel/iommu_groups/6/type,
ping test under different domain
Thanks
Zhenzhong
Changelog:
v3:
- compare pasid entry with pasid cache before as switch and sync (Liuyi)
v2:
- drop extract64 usage in patch1 (Liuyi)
- update DID check logic (Liuyi)
- refactor comments (Liuyi)
- rewrite patch2 with simpler code
- bypass vtd_address_space_sync() when pasid entry is invalid
Zhenzhong Duan (3):
intel_iommu: Handle PASID cache invalidation
intel_iommu: Reset pasid cache when system level reset
intel_iommu: Fix DMA failure when guest switches IOMMU domain
hw/i386/intel_iommu_internal.h | 17 +++
include/hw/i386/intel_iommu.h | 6 ++
hw/i386/intel_iommu.c | 182 +++++++++++++++++++++++++++++++--
hw/i386/trace-events | 4 +
4 files changed, 199 insertions(+), 10 deletions(-)
--
2.47.1
next reply other threads:[~2025-10-17 9:37 UTC|newest]
Thread overview: 7+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-10-17 9:35 Zhenzhong Duan [this message]
2025-10-17 9:36 ` [PATCH v3 1/3] intel_iommu: Handle PASID cache invalidation Zhenzhong Duan
2025-10-17 9:36 ` [PATCH v3 2/3] intel_iommu: Reset pasid cache when system level reset Zhenzhong Duan
2025-10-20 12:44 ` Yi Liu
2025-10-17 9:36 ` [PATCH v3 3/3] intel_iommu: Fix DMA failure when guest switches IOMMU domain Zhenzhong Duan
2025-10-20 12:46 ` Yi Liu
2025-10-21 3:04 ` Duan, Zhenzhong
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20251017093602.525338-1-zhenzhong.duan@intel.com \
--to=zhenzhong.duan@intel.com \
--cc=clement.mathieu--drif@eviden.com \
--cc=jasowang@redhat.com \
--cc=mst@redhat.com \
--cc=peterx@redhat.com \
--cc=qemu-devel@nongnu.org \
--cc=yi.l.liu@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).