From: Zhao Liu <zhao1.liu@intel.com>
To: Paolo Bonzini <pbonzini@redhat.com>
Cc: qemu-devel@nongnu.org, kvm@vger.kernel.org,
"Chang S . Bae" <chang.seok.bae@intel.com>,
Zide Chen <zide.chen@intel.com>,
Xudong Hao <xudong.hao@intel.com>, Zhao Liu <zhao1.liu@intel.com>
Subject: [PATCH 2/5] i386/cpu: Cache EGPRs in CPUX86State
Date: Tue, 18 Nov 2025 14:58:14 +0800 [thread overview]
Message-ID: <20251118065817.835017-3-zhao1.liu@intel.com> (raw)
In-Reply-To: <20251118065817.835017-1-zhao1.liu@intel.com>
From: Zide Chen <zide.chen@intel.com>
Cache EGPR[16] in CPUX86State to store APX's EGPR value.
Tested-by: Xudong Hao <xudong.hao@intel.com>
Signed-off-by: Zide Chen <zide.chen@intel.com>
Co-developed-by: Zhao Liu <zhao1.liu@intel.com>
Signed-off-by: Zhao Liu <zhao1.liu@intel.com>
---
target/i386/cpu.h | 1 +
target/i386/xsave_helper.c | 14 ++++++++++++++
2 files changed, 15 insertions(+)
diff --git a/target/i386/cpu.h b/target/i386/cpu.h
index bc7e16d6e6c1..48d4d7fcbb9c 100644
--- a/target/i386/cpu.h
+++ b/target/i386/cpu.h
@@ -1969,6 +1969,7 @@ typedef struct CPUArchState {
#ifdef TARGET_X86_64
uint8_t xtilecfg[64];
uint8_t xtiledata[8192];
+ uint64_t egprs[EGPR_NUM];
#endif
/* sysenter registers */
diff --git a/target/i386/xsave_helper.c b/target/i386/xsave_helper.c
index 996e9f3bfef5..2e9265045520 100644
--- a/target/i386/xsave_helper.c
+++ b/target/i386/xsave_helper.c
@@ -140,6 +140,13 @@ void x86_cpu_xsave_all_areas(X86CPU *cpu, void *buf, uint32_t buflen)
memcpy(tiledata, &env->xtiledata, sizeof(env->xtiledata));
}
+
+ e = &x86_ext_save_areas[XSTATE_APX_BIT];
+ if (e->size && e->offset && buflen) {
+ XSaveAPX *apx = buf + e->offset;
+
+ memcpy(apx, &env->egprs, sizeof(env->egprs));
+ }
#endif
}
@@ -275,5 +282,12 @@ void x86_cpu_xrstor_all_areas(X86CPU *cpu, const void *buf, uint32_t buflen)
memcpy(&env->xtiledata, tiledata, sizeof(env->xtiledata));
}
+
+ e = &x86_ext_save_areas[XSTATE_APX_BIT];
+ if (e->size && e->offset) {
+ const XSaveAPX *apx = buf + e->offset;
+
+ memcpy(&env->egprs, apx, sizeof(env->egprs));
+ }
#endif
}
--
2.34.1
next prev parent reply other threads:[~2025-11-18 6:37 UTC|newest]
Thread overview: 14+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-11-18 6:58 [PATCH 0/5] i386/cpu: Support APX for KVM Zhao Liu
2025-11-18 6:58 ` [PATCH 1/5] i386/cpu: Add APX EGPRs into xsave area Zhao Liu
2025-11-18 6:58 ` Zhao Liu [this message]
2025-11-18 8:43 ` [PATCH 2/5] i386/cpu: Cache EGPRs in CPUX86State Paolo Bonzini
2025-11-19 7:47 ` Zhao Liu
2025-11-18 6:58 ` [PATCH 3/5] i386/cpu: Add APX migration support Zhao Liu
2025-11-18 6:58 ` [PATCH 4/5] i386/cpu: Support APX CPUIDs Zhao Liu
2025-11-18 8:44 ` Paolo Bonzini
2025-11-19 7:34 ` Zhao Liu
2025-11-19 8:04 ` Paolo Bonzini
2025-11-19 18:04 ` Florian Weimer
2025-11-19 18:08 ` Paolo Bonzini
2025-11-18 6:58 ` [PATCH 5/5] i386/cpu: Mark apx xstate as migratable Zhao Liu
2025-11-18 8:45 ` [PATCH 0/5] i386/cpu: Support APX for KVM Paolo Bonzini
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20251118065817.835017-3-zhao1.liu@intel.com \
--to=zhao1.liu@intel.com \
--cc=chang.seok.bae@intel.com \
--cc=kvm@vger.kernel.org \
--cc=pbonzini@redhat.com \
--cc=qemu-devel@nongnu.org \
--cc=xudong.hao@intel.com \
--cc=zide.chen@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).