* [Qemu-devel] target-ppc specification question
@ 2007-05-16 1:28 Sorav Bansal
0 siblings, 0 replies; only message in thread
From: Sorav Bansal @ 2007-05-16 1:28 UTC (permalink / raw)
To: qemu-devel
[-- Attachment #1: Type: text/plain, Size: 691 bytes --]
Dear qemu-devs,
Two questions about what seems to be a deviation in the qemu-implementation
from PowerPC specification:
1. In comparison operations (eg. PPC_OP(cmp)), why does qemu not set the SO
bit (which will be the fourth bit) of T0? The spec says that the xer_so bit
is copied into the fourth bit of the CRF register.
2. In set_Rc0 operations (eg. PPC_OP(set_Rc0)), why is xer_ov used instead
of xer_so? The spec says that a copy of xer_so is used.
I am using the powerpc manual as the specification document available here:
www.xilinx.com/bvdocs/userguides/ppc_ref_guide.pdf.
I am looking at page 101, Table 3-34 for question 1; page 64, Table 3-2 for
question 2.
Regards,
Sorav
[-- Attachment #2: Type: text/html, Size: 855 bytes --]
^ permalink raw reply [flat|nested] only message in thread
only message in thread, other threads:[~2007-05-16 1:36 UTC | newest]
Thread overview: (only message) (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2007-05-16 1:28 [Qemu-devel] target-ppc specification question Sorav Bansal
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).