From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mailman by lists.gnu.org with tmda-scanned (Exim 4.43) id 1Ho8R7-0001tD-W5 for qemu-devel@nongnu.org; Tue, 15 May 2007 21:36:18 -0400 Received: from exim by lists.gnu.org with spam-scanned (Exim 4.43) id 1Ho8R7-0001t1-CL for qemu-devel@nongnu.org; Tue, 15 May 2007 21:36:17 -0400 Received: from [199.232.76.173] (helo=monty-python.gnu.org) by lists.gnu.org with esmtp (Exim 4.43) id 1Ho8R7-0001sy-6V for qemu-devel@nongnu.org; Tue, 15 May 2007 21:36:17 -0400 Received: from ug-out-1314.google.com ([66.249.92.174]) by monty-python.gnu.org with esmtp (Exim 4.60) (envelope-from ) id 1Ho8JA-0005wg-PV for qemu-devel@nongnu.org; Tue, 15 May 2007 21:28:05 -0400 Received: by ug-out-1314.google.com with SMTP id j40so7390ugd for ; Tue, 15 May 2007 18:28:03 -0700 (PDT) Message-ID: <21dbb7da0705151828m1d679f8eqa88ded682d9999e0@mail.gmail.com> Date: Tue, 15 May 2007 18:28:03 -0700 From: "Sorav Bansal" Sender: bsorav@gmail.com MIME-Version: 1.0 Content-Type: multipart/alternative; boundary="----=_Part_386_386986.1179278883001" Subject: [Qemu-devel] target-ppc specification question Reply-To: qemu-devel@nongnu.org List-Id: qemu-devel.nongnu.org List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , To: qemu-devel@nongnu.org ------=_Part_386_386986.1179278883001 Content-Type: text/plain; charset=ISO-8859-1; format=flowed Content-Transfer-Encoding: 7bit Content-Disposition: inline Dear qemu-devs, Two questions about what seems to be a deviation in the qemu-implementation from PowerPC specification: 1. In comparison operations (eg. PPC_OP(cmp)), why does qemu not set the SO bit (which will be the fourth bit) of T0? The spec says that the xer_so bit is copied into the fourth bit of the CRF register. 2. In set_Rc0 operations (eg. PPC_OP(set_Rc0)), why is xer_ov used instead of xer_so? The spec says that a copy of xer_so is used. I am using the powerpc manual as the specification document available here: www.xilinx.com/bvdocs/userguides/ppc_ref_guide.pdf. I am looking at page 101, Table 3-34 for question 1; page 64, Table 3-2 for question 2. Regards, Sorav ------=_Part_386_386986.1179278883001 Content-Type: text/html; charset=ISO-8859-1 Content-Transfer-Encoding: 7bit Content-Disposition: inline Dear qemu-devs,

Two questions about what seems to be a deviation in the qemu-implementation from PowerPC specification:

1. In comparison operations (eg. PPC_OP(cmp)), why does qemu not set the SO bit (which will be the fourth bit) of T0? The spec says that the xer_so bit is copied into the fourth bit of the CRF register.

2. In set_Rc0 operations (eg. PPC_OP(set_Rc0)), why is xer_ov used instead of xer_so? The spec says that a copy of xer_so is used.

I am using the powerpc manual as the specification document available here: www.xilinx.com/bvdocs/userguides/ppc_ref_guide.pdf.

I am looking at page 101, Table 3-34 for question 1; page 64, Table 3-2 for question 2.

Regards,
Sorav
------=_Part_386_386986.1179278883001--