From: "Jiaxun Yang" <jiaxun.yang@flygoat.com>
To: "Bibo Mao" <maobibo@loongson.cn>, "QEMU devel" <qemu-devel@nongnu.org>
Cc: "Song Gao" <gaosong@loongson.cn>,
"Philippe Mathieu-Daudé" <philmd@linaro.org>
Subject: Re: [PATCH v2 0/9] target/loongarch: LoongArch32 fixes 1
Date: Tue, 25 Feb 2025 12:08:17 +0000 [thread overview]
Message-ID: <23d25d66-07f4-454b-903a-f5704e1e686c@app.fastmail.com> (raw)
In-Reply-To: <3fd27fd1-b976-2705-7093-aecc6ffa0438@loongson.cn>
在2025年2月25日二月 上午8:50，bibo mao写道：
> On 2025/2/25 上午8:40, Jiaxun Yang wrote:
>> Hi all,
>>
>> This series is a collection of small fixes I made to TCG for
>> LoongArch32.
>>
>> There are still many thing broken, especially on CSRs. More
>> series following. However this is sufficient to boot 32bit
>> kernel.
> Is there any product introduction about LoongArch32 board? such as MMU
> type, memory type(DDR or SRAM), interrupt controller type.
Sure, for LoongArch32 the most accessible board at the moment is chiplap FPGA [1].
There are also some ASIC designs (BaiXing Project) based on chiplab.
Long in short:
- MMU: PG style
- Mmeory: DDR
- Interrupt controller: custom (Loongson-1C like) connected to CPU's
int pin.
Thanks
[1]: https://gitee.com/loongson-edu/chiplab
>
> Regards
> Bibo Mao
>>
--
- Jiaxun
next prev parent reply other threads:[~2025-02-25 12:08 UTC|newest]
Thread overview: 18+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-02-25 0:40 [PATCH v2 0/9] target/loongarch: LoongArch32 fixes 1 Jiaxun Yang
2025-02-25 0:40 ` [PATCH v2 1/9] target/loongarch: Enable rotr.w/rotri.w for LoongArch32 Jiaxun Yang
2025-02-25 0:40 ` [PATCH v2 2/9] target/loongarch: Fix address generation for gen_sc Jiaxun Yang
2025-02-25 0:40 ` [PATCH v2 3/9] target/loongarch: Fix PGD CSR for LoongArch32 Jiaxun Yang
2025-02-25 14:40 ` Philippe Mathieu-Daudé
2025-02-25 0:40 ` [PATCH v2 4/9] target/loongarch: Perform sign extension for IOCSR reads Jiaxun Yang
2025-02-25 0:40 ` [PATCH v2 5/9] target/loongarch: Use target_ulong for iocsrrd helper results Jiaxun Yang
2025-02-25 0:40 ` [PATCH v2 6/9] target/loongarch: Fix some modifiers for log formatting Jiaxun Yang
2025-02-25 14:44 ` Philippe Mathieu-Daudé
2025-02-25 0:40 ` [PATCH v2 7/9] target/loongarch: Use target_ulong for CSR helpers Jiaxun Yang
2025-02-25 0:40 ` [PATCH v2 8/9] target/loongarch: Fix load type for gen_ll Jiaxun Yang
2025-02-25 0:40 ` [PATCH v2 9/9] target/loongarch: Introduce max32 CPU type Jiaxun Yang
2025-02-25 8:50 ` [PATCH v2 0/9] target/loongarch: LoongArch32 fixes 1 bibo mao
2025-02-25 12:08 ` Jiaxun Yang [this message]
2025-02-25 12:33 ` bibo mao
2025-02-27 10:44 ` Jiaxun Yang
2025-02-27 12:21 ` bibo mao
2025-02-27 12:36 ` Jiaxun Yang
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=23d25d66-07f4-454b-903a-f5704e1e686c@app.fastmail.com \
--to=jiaxun.yang@flygoat.com \
--cc=gaosong@loongson.cn \
--cc=maobibo@loongson.cn \
--cc=philmd@linaro.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).