From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from eggs.gnu.org ([2001:4830:134:3::10]:53618)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <james@albanarts.com>) id 1WnGjO-0006X0-Vv
	for qemu-devel@nongnu.org; Wed, 21 May 2014 20:19:42 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <james@albanarts.com>) id 1WnGjH-0001e3-Cx
	for qemu-devel@nongnu.org; Wed, 21 May 2014 20:19:34 -0400
Received: from mail-we0-f177.google.com ([74.125.82.177]:54270)
	by eggs.gnu.org with esmtp (Exim 4.71)
	(envelope-from <james@albanarts.com>) id 1WnGjH-0001dm-6b
	for qemu-devel@nongnu.org; Wed, 21 May 2014 20:19:27 -0400
Received: by mail-we0-f177.google.com with SMTP id x48so2686099wes.22
	for <qemu-devel@nongnu.org>; Wed, 21 May 2014 17:19:26 -0700 (PDT)
Sender: James Hogan <james@albanarts.com>
From: James Hogan <james.hogan@imgtec.com>
Date: Thu, 22 May 2014 01:19:23 +0100
Message-ID: <2733244.VTZ72pzX9G@radagast>
In-Reply-To: <1400264014-78911-3-git-send-email-petar.jovanovic@rt-rk.com>
References: <1400264014-78911-1-git-send-email-petar.jovanovic@rt-rk.com>
	<1400264014-78911-3-git-send-email-petar.jovanovic@rt-rk.com>
MIME-Version: 1.0
Content-Transfer-Encoding: 7Bit
Content-Type: text/plain; charset="us-ascii"
Subject: Re: [Qemu-devel] [PATCH 2/2] target-mips: implement UserLocal
	Register
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: qemu-devel@nongnu.org
Cc: Petar Jovanovic <petar.jovanovic@rt-rk.com>, aurelien@aurel32.net, petar.jovanovic@imgtec.com

On Friday 16 May 2014 20:13:34 Petar Jovanovic wrote:
> diff --git a/target-mips/cpu.h b/target-mips/cpu.h
> index 6c2014e..bb18fb8 100644
> --- a/target-mips/cpu.h
> +++ b/target-mips/cpu.h
> @@ -227,6 +227,7 @@ struct CPUMIPSState {
>      target_ulong CP0_EntryLo0;
>      target_ulong CP0_EntryLo1;
>      target_ulong CP0_Context;
> +    target_ulong CP0_UserLocal;

Also according to the MT ASE UserLocal is replicated for each TC, so this 
should really go in struct TCState I think.

Cheers
James