From: "Philippe Mathieu-Daudé" <philmd@linaro.org>
To: Richard Henderson <richard.henderson@linaro.org>, qemu-devel@nongnu.org
Cc: anjo@rev.ng, ale@rev.ng
Subject: Re: [PATCH v2 12/24] tcg: Rename cpu_env to tcg_env
Date: Thu, 14 Sep 2023 08:10:10 +0200 [thread overview]
Message-ID: <2bc511e7-9932-dd75-fb13-c3bb0196111a@linaro.org> (raw)
In-Reply-To: <20230914024435.1381329-13-richard.henderson@linaro.org>
On 14/9/23 04:44, Richard Henderson wrote:
> Allow the name 'cpu_env' to be used for something else.
>
> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
> ---
> include/tcg/tcg.h | 2 +-
> target/arm/tcg/translate-a32.h | 2 +-
> target/arm/tcg/translate-a64.h | 4 +-
> target/arm/tcg/translate.h | 16 +-
> target/hexagon/gen_tcg.h | 120 +-
> target/hexagon/gen_tcg_hvx.h | 20 +-
> target/hexagon/macros.h | 8 +-
> target/mips/tcg/translate.h | 6 +-
> accel/tcg/translator.c | 8 +-
> target/alpha/translate.c | 142 +-
> target/arm/tcg/translate-a64.c | 374 ++---
> target/arm/tcg/translate-m-nocp.c | 24 +-
> target/arm/tcg/translate-mve.c | 52 +-
> target/arm/tcg/translate-neon.c | 78 +-
> target/arm/tcg/translate-sme.c | 8 +-
> target/arm/tcg/translate-sve.c | 172 +--
> target/arm/tcg/translate-vfp.c | 56 +-
> target/arm/tcg/translate.c | 228 +--
> target/avr/translate.c | 64 +-
> target/cris/translate.c | 68 +-
> target/hexagon/genptr.c | 36 +-
> target/hexagon/idef-parser/parser-helpers.c | 2 +-
> target/hexagon/translate.c | 48 +-
> target/hppa/translate.c | 144 +-
> target/i386/tcg/translate.c | 580 ++++----
> target/loongarch/translate.c | 18 +-
> target/m68k/translate.c | 302 ++--
> target/microblaze/translate.c | 50 +-
> target/mips/tcg/lcsr_translate.c | 6 +-
> target/mips/tcg/msa_translate.c | 34 +-
> target/mips/tcg/mxu_translate.c | 4 +-
> target/mips/tcg/translate.c | 1284 ++++++++---------
> target/mips/tcg/vr54xx_translate.c | 2 +-
> target/nios2/translate.c | 48 +-
> target/openrisc/translate.c | 84 +-
> target/ppc/translate.c | 362 ++---
> target/riscv/translate.c | 50 +-
> target/rx/translate.c | 56 +-
> target/s390x/tcg/translate.c | 424 +++---
> target/sh4/translate.c | 124 +-
> target/sparc/translate.c | 328 ++---
> target/tricore/translate.c | 220 +--
> target/xtensa/translate.c | 188 +--
> tcg/tcg-op-gvec.c | 288 ++--
> tcg/tcg-op-ldst.c | 22 +-
> tcg/tcg-op.c | 2 +-
> tcg/tcg.c | 4 +-
> target/cris/translate_v10.c.inc | 28 +-
> target/i386/tcg/decode-new.c.inc | 2 +-
> target/i386/tcg/emit.c.inc | 262 ++--
> .../loongarch/insn_trans/trans_atomic.c.inc | 4 +-
> .../loongarch/insn_trans/trans_branch.c.inc | 2 +-
> target/loongarch/insn_trans/trans_extra.c.inc | 10 +-
> .../loongarch/insn_trans/trans_farith.c.inc | 6 +-
> target/loongarch/insn_trans/trans_fcmp.c.inc | 8 +-
> .../loongarch/insn_trans/trans_fmemory.c.inc | 8 +-
> target/loongarch/insn_trans/trans_fmov.c.inc | 20 +-
> target/loongarch/insn_trans/trans_lsx.c.inc | 44 +-
> .../loongarch/insn_trans/trans_memory.c.inc | 8 +-
> .../insn_trans/trans_privileged.c.inc | 52 +-
> target/mips/tcg/micromips_translate.c.inc | 12 +-
> target/mips/tcg/nanomips_translate.c.inc | 200 +--
> target/ppc/power8-pmu-regs.c.inc | 8 +-
> target/ppc/translate/branch-impl.c.inc | 2 +-
> target/ppc/translate/dfp-impl.c.inc | 22 +-
> target/ppc/translate/fixedpoint-impl.c.inc | 2 +-
> target/ppc/translate/fp-impl.c.inc | 50 +-
> .../ppc/translate/processor-ctrl-impl.c.inc | 8 +-
> target/ppc/translate/spe-impl.c.inc | 30 +-
> target/ppc/translate/storage-ctrl-impl.c.inc | 26 +-
> target/ppc/translate/vmx-impl.c.inc | 34 +-
> target/ppc/translate/vsx-impl.c.inc | 54 +-
> .../riscv/insn_trans/trans_privileged.c.inc | 8 +-
> target/riscv/insn_trans/trans_rvbf16.c.inc | 10 +-
> target/riscv/insn_trans/trans_rvd.c.inc | 48 +-
> target/riscv/insn_trans/trans_rvf.c.inc | 46 +-
> target/riscv/insn_trans/trans_rvh.c.inc | 8 +-
> target/riscv/insn_trans/trans_rvi.c.inc | 16 +-
> target/riscv/insn_trans/trans_rvm.c.inc | 16 +-
> target/riscv/insn_trans/trans_rvv.c.inc | 130 +-
> target/riscv/insn_trans/trans_rvvk.c.inc | 30 +-
> target/riscv/insn_trans/trans_rvzce.c.inc | 2 +-
> target/riscv/insn_trans/trans_rvzfa.c.inc | 38 +-
> target/riscv/insn_trans/trans_rvzfh.c.inc | 54 +-
> target/riscv/insn_trans/trans_rvzicbo.c.inc | 8 +-
> target/riscv/insn_trans/trans_svinval.c.inc | 6 +-
> target/riscv/insn_trans/trans_xthead.c.inc | 2 +-
> target/s390x/tcg/translate_vx.c.inc | 104 +-
> target/hexagon/README | 10 +-
> target/hexagon/gen_tcg_funcs.py | 16 +-
> 90 files changed, 3808 insertions(+), 3808 deletions(-)
Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org>
next prev parent reply other threads:[~2023-09-14 6:10 UTC|newest]
Thread overview: 51+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-09-14 2:44 [PATCH v2 00/24] Reduce usage of CPUArchState in cputlb.c Richard Henderson
2023-09-14 2:44 ` [PATCH v2 01/24] target/arm: Replace TARGET_PAGE_ENTRY_EXTRA Richard Henderson
2023-09-14 2:44 ` [PATCH v2 02/24] accel/tcg: Move CPUTLB definitions from cpu-defs.h Richard Henderson
2023-09-14 10:47 ` Anton Johansson via
2023-09-14 2:44 ` [PATCH v2 03/24] qom: Propagate alignment through type system Richard Henderson
2023-09-14 5:59 ` Philippe Mathieu-Daudé
2023-09-14 2:44 ` [PATCH v2 04/24] target/*: Use __alignof not __alignof__ Richard Henderson
2023-09-14 6:01 ` Philippe Mathieu-Daudé
2023-09-14 2:44 ` [PATCH v2 05/24] target/arm: Remove size and alignment for cpu subclasses Richard Henderson
2023-09-14 6:02 ` Philippe Mathieu-Daudé
2023-09-14 2:44 ` [PATCH v2 06/24] target/*: Add instance_align to all cpu base classes Richard Henderson
2023-09-14 6:04 ` Philippe Mathieu-Daudé
2023-09-14 2:44 ` [PATCH v2 07/24] accel/tcg: Validate placement of CPUNegativeOffsetState Richard Henderson
2023-09-14 10:19 ` Anton Johansson via
2023-09-14 2:44 ` [PATCH v2 08/24] accel/tcg: Move CPUNegativeOffsetState into CPUState Richard Henderson
2023-09-14 10:24 ` Anton Johansson via
2023-09-14 2:44 ` [PATCH v2 09/24] accel/tcg: Remove CPUState.icount_decr_ptr Richard Henderson
2023-09-14 10:28 ` Anton Johansson via
2023-09-14 2:44 ` [PATCH v2 10/24] accel/tcg: Move can_do_io to CPUNegativeOffsetState Richard Henderson
2023-09-14 6:08 ` Philippe Mathieu-Daudé
2023-09-14 2:44 ` [PATCH v2 11/24] accel/tcg: Remove cpu_neg() Richard Henderson
2023-09-14 6:08 ` Philippe Mathieu-Daudé
2023-09-14 2:44 ` [PATCH v2 12/24] tcg: Rename cpu_env to tcg_env Richard Henderson
2023-09-14 6:10 ` Philippe Mathieu-Daudé [this message]
2023-09-14 15:30 ` Philippe Mathieu-Daudé
2023-09-14 2:44 ` [PATCH v2 13/24] accel/tcg: Replace CPUState.env_ptr with cpu_env() Richard Henderson
2023-09-14 10:38 ` Anton Johansson via
2023-09-14 18:12 ` Philippe Mathieu-Daudé
2023-09-14 18:15 ` Richard Henderson
2023-09-14 18:38 ` Philippe Mathieu-Daudé
2023-09-14 18:53 ` Richard Henderson
2023-09-14 2:44 ` [PATCH v2 14/24] accel/tcg: Remove cpu_set_cpustate_pointers Richard Henderson
2023-09-14 6:12 ` Philippe Mathieu-Daudé
2023-09-14 2:44 ` [PATCH v2 15/24] accel/tcg: Remove env_neg() Richard Henderson
2023-09-14 10:39 ` Anton Johansson via
2023-09-14 2:44 ` [PATCH v2 16/24] tcg: Remove TCGContext.tlb_fast_offset Richard Henderson
2023-09-14 10:43 ` Anton Johansson via
2023-09-14 2:44 ` [PATCH v2 17/24] accel/tcg: Modify tlb_*() to use CPUState Richard Henderson
2023-09-14 2:44 ` [PATCH v2 18/24] accel/tcg: Modify probe_access_internal() " Richard Henderson
2023-09-14 6:15 ` Philippe Mathieu-Daudé
2023-09-14 2:44 ` [PATCH v2 19/24] accel/tcg: Modifies memory access functions " Richard Henderson
2023-09-14 6:18 ` Philippe Mathieu-Daudé
2023-09-14 2:44 ` [PATCH v2 20/24] accel/tcg: Modify atomic_mmu_lookup() " Richard Henderson
2023-09-14 6:20 ` Philippe Mathieu-Daudé
2023-09-14 2:44 ` [PATCH v2 21/24] accel/tcg: Use CPUState in atomicity helpers Richard Henderson
2023-09-14 6:22 ` Philippe Mathieu-Daudé
2023-09-14 2:44 ` [PATCH v2 22/24] accel/tcg: Remove env_tlb() Richard Henderson
2023-09-14 15:44 ` Philippe Mathieu-Daudé
2023-09-14 16:24 ` Anton Johansson via
2023-09-14 2:44 ` [PATCH v2 23/24] accel/tcg: Unify user and softmmu do_[st|ld]*_mmu() Richard Henderson
2023-09-14 2:44 ` [PATCH v2 24/24] accel/tcg: move ld/st helpers to ldst_common.c.inc Richard Henderson
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=2bc511e7-9932-dd75-fb13-c3bb0196111a@linaro.org \
--to=philmd@linaro.org \
--cc=ale@rev.ng \
--cc=anjo@rev.ng \
--cc=qemu-devel@nongnu.org \
--cc=richard.henderson@linaro.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).