From: "Cédric Le Goater" <clg@kaod.org>
To: Jamin Lin <jamin_lin@aspeedtech.com>,
Paolo Bonzini <pbonzini@redhat.com>,
Peter Maydell <peter.maydell@linaro.org>,
Steven Lee <steven_lee@aspeedtech.com>,
Troy Lee <leetroy@gmail.com>,
Andrew Jeffery <andrew@codeconstruct.com.au>,
Joel Stanley <joel@jms.id.au>,
"Michael S. Tsirkin" <mst@redhat.com>,
Marcel Apfelbaum <marcel.apfelbaum@gmail.com>,
"open list:ARM TCG CPUs" <qemu-arm@nongnu.org>,
"open list:All patches CC here" <qemu-devel@nongnu.org>
Cc: troy_lee@aspeedtech.com, nabihestefan@google.com,
wuhaotsh@google.com, titusr@google.com
Subject: Re: [SPAM] [PATCH v3 00/14] Support PCIe RC to AST2600 and AST2700
Date: Thu, 18 Sep 2025 10:02:57 +0200 [thread overview]
Message-ID: <2e5f260b-dafa-42ab-953d-f0781cd3601f@kaod.org> (raw)
In-Reply-To: <20250918031348.3991681-1-jamin_lin@aspeedtech.com>
Hell Jamin,
On 9/18/25 05:13, Jamin Lin wrote:
> v1:
> 1. Add PCIe PHY, CFG, and MMIO window support for AST2600.
> Note: Only supports RC_H.
> 2. Add PCIe PHY, CFG, and MMIO window support for AST2700.
> Note: Supports 3 RCs.
>
> v2:
> 1. Introduce a new root port device.
> 2. For AST2600 RC_H, add the root device at 80:00.0 and a root port at 80.08.0
> to match the real hardware topology, allowing users to attach PCIe devices
> at the root port.
> 3. For AST2700, add a root port at 00.00.0 for each PCIe root complex to match
> the real hardware topology, allowing users to attach PCIe devices at the
> root port.
>
> v3:
> 1. Fix review issues.
> 2. update functional test for the e1000e network card.
> 3. update license header
> 4. Adding "Based on previous work from Cedric Le Goater, with Jamin's summary
> implementation.
v3 looks good. I only had a few comments on memory allocation
(g_autofree and MMIO alias regions) and on functional tests.
v4 should be the last.
>
> Dependencies
>
> QEMU version:
> https://github.com/qemu/qemu/commit/f0007b7f03e2d7fc33e71c3a582f2364c51a226b
>
> This patch series depends on the following patch series:
> 1. hw/arm/aspeed Move ast2700-evb alias to ast2700a1-evb
> https://patchwork.kernel.org/project/qemu-devel/patch/20250902062550.3797040-1-jamin_lin@aspeedtech.com/
> 2. tests/functional/arm: Update test images for ASPEED chips
> https://patchwork.kernel.org/project/qemu-devel/cover/20250904100556.1729604-1-kane_chen@aspeedtech.com/
> 3. tests/functional/arm: Add OTP functional test
> https://patchwork.kernel.org/project/qemu-devel/cover/20250917035917.4141723-1-kane_chen@aspeedtech.com/
There changes are in aspeed-next. You could use it as a reference
in the cover letter.
Thanks,
C.
next prev parent reply other threads:[~2025-09-18 8:04 UTC|newest]
Thread overview: 29+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-09-18 3:13 [PATCH v3 00/14] Support PCIe RC to AST2600 and AST2700 Jamin Lin via
2025-09-18 3:13 ` [PATCH v3 01/14] hw/pci/pci_ids: Add PCI vendor ID for ASPEED Jamin Lin via
2025-09-18 3:13 ` [PATCH v3 02/14] hw/pci-host/aspeed: Add AST2600 PCIe PHY model Jamin Lin via
2025-09-18 6:41 ` [SPAM] " Cédric Le Goater
2025-09-18 7:22 ` Jamin Lin
2025-09-18 3:13 ` [PATCH v3 03/14] hw/pci-host/aspeed: Add AST2600 PCIe config space and host bridge Jamin Lin via
2025-09-18 7:02 ` [SPAM] " Cédric Le Goater
2025-09-18 7:24 ` Jamin Lin
2025-09-18 3:13 ` [PATCH v3 04/14] hw/pci-host/aspeed: Add AST2600 PCIe Root Device support Jamin Lin via
2025-09-18 3:13 ` [PATCH v3 05/14] hw/pci-host/aspeed: Add AST2600 PCIe Root Port and make address configurable Jamin Lin via
2025-09-18 3:13 ` [PATCH v3 06/14] hw/pci-host/aspeed: Add MSI support and per-RC IOMMU address space Jamin Lin via
2025-09-18 3:13 ` [PATCH v3 07/14] hw/arm/aspeed: Wire up PCIe devices in SoC model Jamin Lin via
2025-09-18 3:13 ` [PATCH v3 08/14] hw/arm/aspeed_ast2600: Add PCIe RC support (RC_H only) Jamin Lin via
2025-09-18 7:34 ` [SPAM] " Cédric Le Goater
2025-09-18 9:47 ` Jamin Lin
2025-09-18 3:13 ` [PATCH v3 09/14] hw/pci-host/aspeed: Add AST2700 PCIe PHY Jamin Lin via
2025-09-18 3:13 ` [PATCH v3 10/14] hw/pci-host/aspeed: Add AST2700 PCIe config with dedicated H2X blocks Jamin Lin via
2025-09-18 3:13 ` [PATCH v3 11/14] hw/pci-host/aspeed: Disable Root Device and place Root Port at 00:00.0 to AST2700 Jamin Lin via
2025-09-18 3:13 ` [PATCH v3 12/14] hw/arm/aspeed_ast27x0: Introduce 3 PCIe RCs for AST2700 Jamin Lin via
2025-09-18 3:13 ` [PATCH v3 13/14] tests/functional/arm/test_aspeed_ast2600: Add PCIe and network test Jamin Lin via
2025-09-18 7:55 ` [SPAM] " Cédric Le Goater
2025-09-18 8:42 ` Jamin Lin
2025-09-18 3:13 ` [PATCH v3 14/14] tests/functional/aarch64/aspeed_ast2700: Add PCIe and network tests Jamin Lin via
2025-09-18 8:02 ` Cédric Le Goater [this message]
2025-09-18 9:08 ` [SPAM] [PATCH v3 00/14] Support PCIe RC to AST2600 and AST2700 Jamin Lin
2025-09-18 9:30 ` Cédric Le Goater
2025-09-19 3:48 ` Jamin Lin
2025-09-19 8:27 ` Aspeed backlog (was Re: [SPAM] [PATCH v3 00/14] Support PCIe RC to AST2600 and AST2700) Cédric Le Goater
2025-09-19 9:39 ` Jamin Lin
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=2e5f260b-dafa-42ab-953d-f0781cd3601f@kaod.org \
--to=clg@kaod.org \
--cc=andrew@codeconstruct.com.au \
--cc=jamin_lin@aspeedtech.com \
--cc=joel@jms.id.au \
--cc=leetroy@gmail.com \
--cc=marcel.apfelbaum@gmail.com \
--cc=mst@redhat.com \
--cc=nabihestefan@google.com \
--cc=pbonzini@redhat.com \
--cc=peter.maydell@linaro.org \
--cc=qemu-arm@nongnu.org \
--cc=qemu-devel@nongnu.org \
--cc=steven_lee@aspeedtech.com \
--cc=titusr@google.com \
--cc=troy_lee@aspeedtech.com \
--cc=wuhaotsh@google.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).