From: "Philippe Mathieu-Daudé" <philmd@linaro.org>
To: Peter Maydell <peter.maydell@linaro.org>,
qemu-arm@nongnu.org, qemu-devel@nongnu.org
Subject: Re: [PATCH 08/13] hw/arm/mps3r: Initial skeleton for mps3-an536 board
Date: Tue, 6 Feb 2024 20:21:29 +0100 [thread overview]
Message-ID: <30da5b3b-6b4c-4639-b630-c02e1664821c@linaro.org> (raw)
In-Reply-To: <20240206132931.38376-9-peter.maydell@linaro.org>
Hi Peter,
On 6/2/24 14:29, Peter Maydell wrote:
> The AN536 is another FPGA image for the MPS3 development board. Unlike
> the existing FPGA images we already model, this board uses a Cortex-R
> family CPU, and it does not use any equivalent to the M-profile
> "Subsystem for Embedded" SoC-equivalent that we model in hw/arm/armsse.c.
> It's therefore more convenient for us to model it as a completely
> separate C file.
>
> This commit adds the basic skeleton of the board model, and the
> code to create all the RAM and ROM. We assume that we're probably
> going to want to add more images in future, so use the same
> base class/subclass setup that mps2-tz.c uses, even though at
> the moment there's only a single subclass.
>
> Following commits will add the CPUs and the peripherals.
>
> Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
> ---
> MAINTAINERS | 3 +-
> configs/devices/arm-softmmu/default.mak | 1 +
> hw/arm/mps3r.c | 239 ++++++++++++++++++++++++
> hw/arm/Kconfig | 5 +
> hw/arm/meson.build | 1 +
> 5 files changed, 248 insertions(+), 1 deletion(-)
> create mode 100644 hw/arm/mps3r.c
> +static MemoryRegion *mr_for_raminfo(MPS3RMachineState *mms,
> + const RAMInfo *raminfo)
> +{
> + /* Return an initialized MemoryRegion for the RAMInfo. */
> + MemoryRegion *ram;
> +
> + if (raminfo->mrindex < 0) {
> + /* Means this RAMInfo is for QEMU's "system memory" */
> + MachineState *machine = MACHINE(mms);
> + assert(!(raminfo->flags & IS_ROM));
> + return machine->ram;
> + }
> +
> + assert(raminfo->mrindex < MPS3R_RAM_MAX);
> + ram = &mms->ram[raminfo->mrindex];
> +
> + memory_region_init_ram(ram, NULL, raminfo->name,
You are not using the parent=mms, is that deliberate?
(as in: easier to migrate eventually?)
> + raminfo->size, &error_fatal);
> + if (raminfo->flags & IS_ROM) {
> + memory_region_set_readonly(ram, true);
> + }
> + return ram;
> +}
next prev parent reply other threads:[~2024-02-06 19:22 UTC|newest]
Thread overview: 38+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-02-06 13:29 [PATCH 00/13] hw/arm: Implement new machine mps3-an536 (Cortex-R52 MPS3 AN536 FPGA image) Peter Maydell
2024-02-06 13:29 ` [PATCH 01/13] target/arm: Use new CBAR encoding for all v8 CPUs, not all aarch64 CPUs Peter Maydell
2024-02-06 20:34 ` Richard Henderson
2024-02-06 21:00 ` Peter Maydell
2024-02-06 13:29 ` [PATCH 02/13] target/arm: The Cortex-R52 has a read-only CBAR Peter Maydell
2024-02-06 20:38 ` Richard Henderson
2024-02-06 21:02 ` Peter Maydell
2024-02-06 13:29 ` [PATCH 03/13] target/arm: Add Cortex-R52 IMPDEF sysregs Peter Maydell
2024-02-06 22:21 ` Richard Henderson
2024-02-06 13:29 ` [PATCH 04/13] target/arm: Allow access to SPSR_hyp from hyp mode Peter Maydell
2024-02-06 21:46 ` Richard Henderson
2024-02-06 13:29 ` [PATCH 05/13] hw/misc/mps2-scc: Fix condition for CFG3 register Peter Maydell
2024-02-06 15:52 ` Philippe Mathieu-Daudé
2024-02-06 21:47 ` Richard Henderson
2024-02-06 13:29 ` [PATCH 06/13] hw/misc/mps2-scc: Factor out which-board conditionals Peter Maydell
2024-02-06 15:56 ` Philippe Mathieu-Daudé
2024-02-06 21:47 ` Richard Henderson
2024-02-07 8:47 ` Philippe Mathieu-Daudé
2024-02-06 13:29 ` [PATCH 07/13] hw/misc/mps2-scc: Make changes needed for AN536 FPGA image Peter Maydell
2024-02-06 21:50 ` Richard Henderson
2024-02-07 8:56 ` Philippe Mathieu-Daudé
2024-02-06 13:29 ` [PATCH 08/13] hw/arm/mps3r: Initial skeleton for mps3-an536 board Peter Maydell
2024-02-06 19:21 ` Philippe Mathieu-Daudé [this message]
2024-02-06 20:57 ` Peter Maydell
2024-02-07 9:02 ` Philippe Mathieu-Daudé
2024-02-08 17:02 ` Peter Maydell
2024-02-08 17:07 ` Cédric Le Goater
2024-02-08 18:19 ` Philippe Mathieu-Daudé
2024-02-06 13:29 ` [PATCH 09/13] hw/arm/mps3r: Add CPUs, GIC, and per-CPU RAM Peter Maydell
2024-02-15 17:53 ` Alex Bennée
2024-02-06 13:29 ` [PATCH 10/13] hw/arm/mps3r: Add UARTs Peter Maydell
2024-02-06 16:44 ` Philippe Mathieu-Daudé
2024-02-06 13:29 ` [PATCH 11/13] hw/arm/mps3r: Add GPIO, watchdog, dual-timer, I2C devices Peter Maydell
2024-02-06 16:47 ` Philippe Mathieu-Daudé
2024-02-06 13:29 ` [PATCH 12/13] hw/arm/mps3r: Add remaining devices Peter Maydell
2024-02-06 16:49 ` Philippe Mathieu-Daudé
2024-02-06 13:29 ` [PATCH 13/13] docs: Add documentation for the mps3-an536 board Peter Maydell
2024-02-06 16:50 ` Philippe Mathieu-Daudé
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=30da5b3b-6b4c-4639-b630-c02e1664821c@linaro.org \
--to=philmd@linaro.org \
--cc=peter.maydell@linaro.org \
--cc=qemu-arm@nongnu.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).