qemu-devel.nongnu.org archive mirror
 help / color / mirror / Atom feed
From: <Conor.Dooley@microchip.com>
To: <atishp@rivosinc.com>
Cc: <ajones@ventanamicro.com>, <qemu-devel@nongnu.org>,
	<alistair.francis@wdc.com>, <bin.meng@windriver.com>,
	<palmer@dabbelt.com>, <qemu-riscv@nongnu.org>,
	<samuel@sholland.org>
Subject: Re: [PATCH v14 4/5] hw/riscv: virt: Add PMU DT node to the device tree
Date: Tue, 29 Nov 2022 09:42:47 +0000	[thread overview]
Message-ID: <41abdee4-8d33-193b-9b78-080c75a8fec1@microchip.com> (raw)
In-Reply-To: <CAHBxVyEthq3q-C_dy0ZQ1rOGwTWUF8_rXG1_7AHRFKxk9q0D1w@mail.gmail.com>

On 29/11/2022 09:27, Atish Kumar Patra wrote:
> EXTERNAL EMAIL: Do not click links or open attachments unless you know the content is safe
> 
> On Mon, Nov 28, 2022 at 11:32 PM <Conor.Dooley@microchip.com> wrote:
>>
>> On 29/11/2022 07:08, Andrew Jones wrote:
>>> EXTERNAL EMAIL: Do not click links or open attachments unless you know the content is safe
>>>
>>> On Mon, Nov 28, 2022 at 09:10:03PM +0000, Conor.Dooley@microchip.com wrote:
>>>> On 28/11/2022 20:41, Atish Kumar Patra wrote:
>>>>> EXTERNAL EMAIL: Do not click links or open attachments unless you know the content is safe
>>>>>
>>>>> On Mon, Nov 28, 2022 at 12:38 PM <Conor.Dooley@microchip.com> wrote:
>>>>>>
>>>>>> On 28/11/2022 20:16, Atish Kumar Patra wrote:
>>>>>>> On Thu, Nov 24, 2022 at 5:17 AM Conor Dooley <conor.dooley@microchip.com> wrote:
>>>>>>>>
>>>>>>>> On Wed, Aug 24, 2022 at 03:17:00PM -0700, Atish Patra wrote:
>>>>>>>>> Qemu virt machine can support few cache events and cycle/instret counters.
>>>>>>>>> It also supports counter overflow for these events.
>>>>>>>>>
>>>>>>>>> Add a DT node so that OpenSBI/Linux kernel is aware of the virt machine
>>>>>>>>> capabilities. There are some dummy nodes added for testing as well.
>>>>>>>>
>>>>>>>> Hey Atish!
>>>>>>>>
>>>>>>>> I was fiddling with dumping the virt machine dtb again today to check
>>>>>>>> some dt-binding changes I was making for the isa string would play
>>>>>>>> nicely with the virt machine & I noticed that this patch has introduced
>>>>>>>> a new validation failure:
>>>>>>>>
>>>>>>>> ./build/qemu-system-riscv64 -nographic -machine virt,dumpdtb=qemu.dtb
>>>>>>>>
>>>>>>>> dt-validate -p ../linux/Documentation/devicetree/bindings/processed-schema.json qemu.dtb
>>>>>>>> /home/conor/stuff/qemu/qemu.dtb: soc: pmu: {'riscv,event-to-mhpmcounters': [[1, 1, 524281, 2, 2, 524284, 65561, 65561, 524280, 65563, 65563, 524280, 65569, 65569, 524280, 0, 0, 0, 0, 0]], 'compatible': ['riscv,pmu']} should not be valid under {'type': 'object'}
>>>>>>>>           From schema: /home/conor/.local/lib/python3.10/site-packages/dtschema/schemas/simple-bus.yaml
>>>>>>>>
>>>>>>>> I assume this is the aforementioned "dummy" node & you have no intention
>>>>>>>> of creating a binding for this?
>>>>>>>>
>>>>>>>
>>>>>>> It is a dummy node from Linux kernel perspective. OpenSbi use this
>>>>>>> node to figure out the hpmcounter mappings.
>>>>>>
>>>>>> Aye, but should it not have a binding anyway, since they're not
>>>>>> meant to be linux specific?
>>>>>>
>>>>> It is documented in OpenSBI.
>>>>> https://github.com/riscv-software-src/opensbi/blob/master/docs/pmu_support.md
>>>>>
>>>>> Are you suggesting that any non-Linux specific DT nodes should be part
>>>>> of Linux DT binding as well ?
>>>>
>>>> I thought the point was that they were *not* meant to be linux specific,
>>>> just happening to be housed there.
>>>>
>>>
>>> I'm not sure if there's an official policy on where DT nodes should be
>>> specified, but it looks like Samuel's opinion is that they should live
>>> in the Linux kernel, whether they're used there or not [1].
>>>
>>> [1] http://lists.infradead.org/pipermail/opensbi/2022-October/003522.html
>>
>> Yah, that was also my understanding. See also U-Boot moving to unify
>> their custom bindings into the linux repo:
>> https://lore.kernel.org/linux-devicetree/20220930001410.2802843-1-sjg@chromium.org/
>>
> 
> This adds the U-Boot specific DT properties to the dts schema itself,
> not Linux kernel DT bindings.

Yeah, sorry. I muddled things up a little there. My point was that they
are trying to get to a stage where dt-validate and those tools work for
them too. I'm not sure were I said "linux repo" rather than "dt-schema
repo" when I double checked the file paths in the link before pasting it
to make sure it was the dt-schema one.. I blame it being early.

> I am not opposed to adding PMU DT bindings to Linux but there should
> be a clear policy on this.
> What about OpenSBI domain DT bindings ?
> If every other DT based open source project starts adding their DT
> binding to the Linux kernel, that may go downhill pretty soon.

Maybe I am misunderstanding, but I had thought the goal was to get to
user-independent bindings. Rob and Krzysztof certainly labour the point
that the bindings should not reflect how one operating system's drivers
would like to see them & u-boot or FreeBSD using a property is grounds
for it not being removed from the bindings in the linux tree.

I'll go and actually ask Rob.



  reply	other threads:[~2022-11-29  9:43 UTC|newest]

Thread overview: 20+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2022-08-24 22:16 [PATCH v14 0/5] Improve PMU support Atish Patra
2022-08-24 22:16 ` [PATCH v14 1/5] target/riscv: Add sscofpmf extension support Atish Patra
2022-08-24 22:16 ` [PATCH v14 2/5] target/riscv: Simplify counter predicate function Atish Patra
2022-08-24 22:16 ` [PATCH v14 3/5] target/riscv: Add few cache related PMU events Atish Patra
2022-08-24 22:17 ` [PATCH v14 4/5] hw/riscv: virt: Add PMU DT node to the device tree Atish Patra
2022-11-24 13:16   ` Conor Dooley
2022-11-28 20:16     ` Atish Kumar Patra
2022-11-28 20:38       ` Conor.Dooley
2022-11-28 20:41         ` Atish Kumar Patra
2022-11-28 21:10           ` Conor.Dooley
2022-11-29  7:08             ` Andrew Jones
2022-11-29  7:32               ` Conor.Dooley
2022-11-29  9:27                 ` Atish Kumar Patra
2022-11-29  9:42                   ` Conor.Dooley [this message]
2022-11-29 23:54                     ` Conor.Dooley
2022-11-30  8:13                       ` Atish Kumar Patra
2022-11-30  8:31                         ` Conor.Dooley
2022-08-24 22:17 ` [PATCH v14 5/5] target/riscv: Update the privilege field for sscofpmf CSRs Atish Patra
2022-09-19 22:08 ` [PATCH v14 0/5] Improve PMU support Alistair Francis
2022-09-20  8:36   ` Atish Kumar Patra

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=41abdee4-8d33-193b-9b78-080c75a8fec1@microchip.com \
    --to=conor.dooley@microchip.com \
    --cc=ajones@ventanamicro.com \
    --cc=alistair.francis@wdc.com \
    --cc=atishp@rivosinc.com \
    --cc=bin.meng@windriver.com \
    --cc=palmer@dabbelt.com \
    --cc=qemu-devel@nongnu.org \
    --cc=qemu-riscv@nongnu.org \
    --cc=samuel@sholland.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).