From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from mailman by lists.gnu.org with tmda-scanned (Exim 4.43)
	id 1FuxtQ-00064T-2M
	for qemu-devel@nongnu.org; Mon, 26 Jun 2006 16:41:12 -0400
Received: from exim by lists.gnu.org with spam-scanned (Exim 4.43)
	id 1FuxtP-00063s-Ji
	for qemu-devel@nongnu.org; Mon, 26 Jun 2006 16:41:11 -0400
Received: from [199.232.76.173] (helo=monty-python.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.43) id 1FuxtP-00063d-BW
	for qemu-devel@nongnu.org; Mon, 26 Jun 2006 16:41:11 -0400
Received: from [84.96.92.55] (helo=smtP.neuf.fr)
	by monty-python.gnu.org with esmtp (Exim 4.52) id 1Fuy5M-0000H7-3M
	for qemu-devel@nongnu.org; Mon, 26 Jun 2006 16:53:32 -0400
Received: from [86.73.70.206] by sp604004mt.gpm.neuf.ld
	(Sun Java System Messaging Server 6.2-5.05 (built Feb 16 2006))
	with ESMTP id <0J1H00I6RHPI4DA1@sp604004mt.gpm.neuf.ld> for
	qemu-devel@nongnu.org; Mon, 26 Jun 2006 22:17:42 +0200 (CEST)
Date: Mon, 26 Jun 2006 22:17:30 +0200
From: Fabrice Bellard <fabrice@bellard.org>
Subject: Re: [Qemu-devel] Pending MIPS patches
In-reply-to: <449FFEB2.1070305@gmail.com>
Message-id: <44A040DA.2050108@bellard.org>
MIME-version: 1.0
Content-type: text/plain; charset=us-ascii; format=flowed
Content-transfer-encoding: 7BIT
References: <449EB5FA.6070405@gmail.com> <449EBC39.3050701@bellard.org>
	<449FFEB2.1070305@gmail.com>
Reply-To: qemu-devel@nongnu.org
List-Id: qemu-devel.nongnu.org
List-Unsubscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.gnu.org/pipermail/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: qemu-devel@nongnu.org

Dirk Behme wrote:
> Fabrice Bellard wrote:
> 
>>> 2. [PATCH][MIPS] add "lwu" instruction
>>> http://lists.gnu.org/archive/html/qemu-devel/2006-04/msg00326.html
>>
>>
>>
>> On which MIPS CPU is it defined ? Need to track instruction sets 
>> exactly to be able to select a given MIPS CPU at compile time or 
>> dynamically.
>>
>>> 3. [PATCH] Add special MIPS multiply instructions
>>> http://lists.gnu.org/archive/html/qemu-devel/2006-04/msg00375.html
>>
>>
>>
>> Same remark.
> 
> 
> These are NEC VR54xx specific extensions to the MIPS instruction set.
> 
> They are used if you use GCC's -march=vr5400 option. See
> 
> www.necelam.com/docs/files/1375_V2.pdf
> 
> as well.

Can you add some kind of define or dynamic processor definnition in your 
patch so that we can keep track of the exact instruction set ?

Fabrice.