From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from mailman by lists.gnu.org with tmda-scanned (Exim 4.43)
	id 1Iop7m-0004xh-Ki
	for qemu-devel@nongnu.org; Sun, 04 Nov 2007 18:43:26 -0500
Received: from exim by lists.gnu.org with spam-scanned (Exim 4.43)
	id 1Iop7k-0004wj-Ne
	for qemu-devel@nongnu.org; Sun, 04 Nov 2007 18:43:25 -0500
Received: from [199.232.76.173] (helo=monty-python.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.43) id 1Iop7k-0004we-L1
	for qemu-devel@nongnu.org; Sun, 04 Nov 2007 18:43:24 -0500
Received: from pop-tawny.atl.sa.earthlink.net ([207.69.195.67])
	by monty-python.gnu.org with esmtp (Exim 4.60)
	(envelope-from <reif@earthlink.net>) id 1Iop7k-0006Nm-N4
	for qemu-devel@nongnu.org; Sun, 04 Nov 2007 18:43:24 -0500
Received: from user-142h2k8.cable.mindspring.com ([72.40.138.136]
	helo=earthlink.net)
	by pop-tawny.atl.sa.earthlink.net with esmtp (Exim 3.36 #1)
	id 1Iop7j-0001zY-00
	for qemu-devel@nongnu.org; Sun, 04 Nov 2007 18:43:23 -0500
Message-ID: <472E5919.80307@earthlink.net>
Date: Sun, 04 Nov 2007 18:43:21 -0500
From: Robert Reif <reif@earthlink.net>
MIME-Version: 1.0
Content-Type: text/plain; charset=ISO-8859-1; format=flowed
Content-Transfer-Encoding: 7bit
Subject: [Qemu-devel] sparc hflags support?
Reply-To: qemu-devel@nongnu.org
List-Id: qemu-devel.nongnu.org
List-Unsubscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.gnu.org/pipermail/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: qemu-devel@nongnu.org

I'm looking at adding more complete support for different sparc32
CPUs, MMUs,  cache controllers and systems.

Each CPU/MMU/cache controller combination is slightly different and
requires its own unique state.  For example the two CPUs currently
supported save the boot mode in different bits in the MMU control
register: 0x2000 for the SuperSparc and 0x4000 for the TurboSparc.
Others bits will need to be saved in the MMU and cache controllers
as better hardware emulation is added.

It looks like other architectures handle this by computing hflags
in the target directories but sparc determines the flags value to save
in common code. 

Are there plans to add hflags support to sparc?  I'm willing work
on it but I don't have the experience yet to tackle a job like this
without help.