From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from mailman by lists.gnu.org with tmda-scanned (Exim 4.43)
	id 1KV6CF-0006xK-PX
	for qemu-devel@nongnu.org; Mon, 18 Aug 2008 10:59:03 -0400
Received: from exim by lists.gnu.org with spam-scanned (Exim 4.43)
	id 1KV6CE-0006x2-IN
	for qemu-devel@nongnu.org; Mon, 18 Aug 2008 10:59:03 -0400
Received: from [199.232.76.173] (port=53220 helo=monty-python.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.43) id 1KV6CE-0006wx-C1
	for qemu-devel@nongnu.org; Mon, 18 Aug 2008 10:59:02 -0400
Received: from cantor2.suse.de ([195.135.220.15]:40485 helo=mx2.suse.de)
	by monty-python.gnu.org with esmtps
	(TLS-1.0:DHE_RSA_AES_256_CBC_SHA1:32) (Exim 4.60)
	(envelope-from <agraf@suse.de>) id 1KV6CD-0007PX-Uc
	for qemu-devel@nongnu.org; Mon, 18 Aug 2008 10:59:02 -0400
Received: from Relay2.suse.de (mail2.suse.de [195.135.221.8])
	(using TLSv1 with cipher DHE-RSA-AES256-SHA (256/256 bits))
	(No client certificate requested)
	by mx2.suse.de (Postfix) with ESMTP id 2218A45E50
	for <qemu-devel@nongnu.org>; Mon, 18 Aug 2008 16:59:00 +0200 (CEST)
Message-ID: <48A9820B.5080401@suse.de>
Date: Mon, 18 Aug 2008 16:07:07 +0200
From: Alexander Graf <agraf@suse.de>
MIME-Version: 1.0
Content-Type: text/plain; charset=ISO-8859-1; format=flowed
Content-Transfer-Encoding: 7bit
Subject: [Qemu-devel] [PATCH 0/3] [x86] Add Core 2 Duo CPU specification v2
Reply-To: qemu-devel@nongnu.org
List-Id: qemu-devel.nongnu.org
List-Unsubscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.gnu.org/pipermail/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: qemu-devel@nongnu.org

Hi,

this set of patches attempts to implement a CPU definition set for 
current Intel CPUs that resembles an original as closely as currently 
possible. Several features a current Intel CPU has are not implemented 
by qemu, but that should not keep us from adding this definition so 
people can add features later on.

As a side effect, I made the sysenter instruction 64-bit aware. This was 
an issue in KVM, that used the 32-bit cpu struct variables to hold 
64-bit MSR  values sysenter needs. I believe it to be a step in the 
right direction to not fix this only for KVM, but make the functionality 
available to qemu as well.

Version 2 adds save/load. Only the sysenter implementation has changed.

Alex