From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from mailman by lists.gnu.org with tmda-scanned (Exim 4.43)
	id 1KWG0I-0007dC-J5
	for qemu-devel@nongnu.org; Thu, 21 Aug 2008 15:39:30 -0400
Received: from exim by lists.gnu.org with spam-scanned (Exim 4.43)
	id 1KWG0G-0007c7-Of
	for qemu-devel@nongnu.org; Thu, 21 Aug 2008 15:39:30 -0400
Received: from [199.232.76.173] (port=53621 helo=monty-python.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.43) id 1KWG0G-0007c1-EO
	for qemu-devel@nongnu.org; Thu, 21 Aug 2008 15:39:28 -0400
Received: from an-out-0708.google.com ([209.85.132.246]:8060)
	by monty-python.gnu.org with esmtp (Exim 4.60)
	(envelope-from <anthony@codemonkey.ws>) id 1KWG0G-0007pz-I9
	for qemu-devel@nongnu.org; Thu, 21 Aug 2008 15:39:28 -0400
Received: by an-out-0708.google.com with SMTP id d18so24545and.130
	for <qemu-devel@nongnu.org>; Thu, 21 Aug 2008 12:39:27 -0700 (PDT)
Message-ID: <48ADC443.8060701@codemonkey.ws>
Date: Thu, 21 Aug 2008 14:38:43 -0500
From: Anthony Liguori <anthony@codemonkey.ws>
MIME-Version: 1.0
Subject: Re: [Qemu-devel] [PATCH 0/3] [x86] Add Core 2 Duo CPU specification
References: <48A01655.3060604@suse.de>
In-Reply-To: <48A01655.3060604@suse.de>
Content-Type: text/plain; charset=ISO-8859-1; format=flowed
Content-Transfer-Encoding: 7bit
Reply-To: qemu-devel@nongnu.org
List-Id: qemu-devel.nongnu.org
List-Unsubscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.gnu.org/pipermail/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: qemu-devel@nongnu.org

Alexander Graf wrote:
> Hi,
>
> this set of patches attempts to implement a CPU definition set for 
> current Intel CPUs that resembles an original as closely as currently 
> possible. Several features a current Intel CPU has are not implemented 
> by qemu, but that should not keep us from adding this definition so 
> people can add features later on.
>
> As a side effect, I made the sysenter instruction 64-bit aware. This 
> was an issue in KVM, that used the 32-bit cpu struct variables to hold 
> 64-bit MSR  values sysenter needs. I believe it to be a step in the 
> right direction to not fix this only for KVM, but make the 
> functionality available to qemu as well.

Can you please base theses patches off of the QEMU SVN repository 
instead of the kvm-userspace repository.

Regards,

Anthony Liguori

> Alex
>
>