From: Richard Henderson <richard.henderson@linaro.org>
To: Peter Maydell <peter.maydell@linaro.org>, qemu-devel@nongnu.org
Subject: Re: [PULL 00/24] target-arm queue
Date: Thu, 11 Jul 2024 14:32:31 -0700 [thread overview]
Message-ID: <48e00278-957b-4e02-9034-8f314736098e@linaro.org> (raw)
In-Reply-To: <20240711131822.3909903-1-peter.maydell@linaro.org>
On 7/11/24 06:17, Peter Maydell wrote:
> The following changes since commit 59084feb256c617063e0dbe7e64821ae8852d7cf:
>
> Merge tag 'pull-aspeed-20240709' ofhttps://github.com/legoater/qemu into staging (2024-07-09 07:13:55 -0700)
>
> are available in the Git repository at:
>
> https://git.linaro.org/people/pmaydell/qemu-arm.git tags/pull-target-arm-20240711
>
> for you to fetch changes up to 7f49089158a4db644fcbadfa90cd3d30a4868735:
>
> target/arm: Convert PMULL to decodetree (2024-07-11 11:41:34 +0100)
>
> ----------------------------------------------------------------
> target-arm queue:
> * Refactor FPCR/FPSR handling in preparation for FEAT_AFP
> * More decodetree conversions
> * target/arm: Use cpu_env in cpu_untagged_addr
> * target/arm: Set arm_v7m_tcg_ops cpu_exec_halt to arm_cpu_exec_halt()
> * hw/char/pl011: Avoid division-by-zero in pl011_get_baudrate()
> * hw/misc/bcm2835_thermal: Fix access size handling in bcm2835_thermal_ops
> * accel/tcg: MakeTCGCPUOps::cpu_exec_halt mandatory
> * STM32L4x5: Handle USART interrupts correctly
Applied, thanks. Please update https://wiki.qemu.org/ChangeLog/9.1 as appropriate.
r~
next prev parent reply other threads:[~2024-07-11 21:33 UTC|newest]
Thread overview: 36+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-07-11 13:17 [PULL 00/24] target-arm queue Peter Maydell
2024-07-11 13:17 ` [PULL 01/24] target/arm: Correct comments about M-profile FPSCR Peter Maydell
2024-07-11 13:18 ` [PULL 02/24] target/arm: Make vfp_get_fpscr() call vfp_get_{fpcr, fpsr} Peter Maydell
2024-07-11 13:18 ` [PULL 03/24] target/arm: Make vfp_set_fpscr() call vfp_set_{fpcr, fpsr} Peter Maydell
2024-07-11 13:18 ` [PULL 04/24] target/arm: Support migration when FPSR/FPCR won't fit in the FPSCR Peter Maydell
2024-07-11 13:18 ` [PULL 05/24] target/arm: Implement store_cpu_field_low32() macro Peter Maydell
2024-07-11 13:18 ` [PULL 06/24] target/arm: Store FPSR and FPCR in separate CPU state fields Peter Maydell
2024-07-11 13:18 ` [PULL 07/24] target/arm: Rename FPCR_ QC, NZCV macros to FPSR_ Peter Maydell
2024-07-11 13:18 ` [PULL 08/24] target/arm: Rename FPSR_MASK and FPCR_MASK and define them symbolically Peter Maydell
2024-07-11 13:18 ` [PULL 09/24] target/arm: Allow FPCR bits that aren't in FPSCR Peter Maydell
2024-07-11 13:18 ` [PULL 10/24] hw/char/pl011: Avoid division-by-zero in pl011_get_baudrate() Peter Maydell
2024-07-11 13:18 ` [PULL 11/24] hw/misc/bcm2835_thermal: Fix access size handling in bcm2835_thermal_ops Peter Maydell
2024-07-11 13:18 ` [PULL 12/24] target/arm: Use cpu_env in cpu_untagged_addr Peter Maydell
2024-07-11 13:18 ` [PULL 13/24] target/arm: Set arm_v7m_tcg_ops cpu_exec_halt to arm_cpu_exec_halt() Peter Maydell
2024-07-11 13:18 ` [PULL 14/24] target: Set TCGCPUOps::cpu_exec_halt to target's has_work implementation Peter Maydell
2024-07-11 13:18 ` [PULL 15/24] accel/tcg: Make TCGCPUOps::cpu_exec_halt mandatory Peter Maydell
2024-07-11 13:18 ` [PULL 16/24] hw/misc: In STM32L4x5 EXTI, consolidate 2 constants Peter Maydell
2024-07-11 13:18 ` [PULL 17/24] hw/misc: In STM32L4x5 EXTI, handle direct interrupts Peter Maydell
2024-07-11 13:18 ` [PULL 18/24] hw/arm: In STM32L4x5 SOC, connect USART devices to EXTI Peter Maydell
2024-07-11 13:18 ` [PULL 19/24] target/arm: Convert SMULL, UMULL, SMLAL, UMLAL, SMLSL, UMLSL to decodetree Peter Maydell
2024-07-11 13:18 ` [PULL 20/24] target/arm: Convert SADDL, SSUBL, SABDL, SABAL, and unsigned " Peter Maydell
2024-07-11 13:18 ` [PULL 21/24] target/arm: Convert SQDMULL, SQDMLAL, SQDMLSL " Peter Maydell
2024-07-11 13:18 ` [PULL 22/24] target/arm: Convert SADDW, SSUBW, UADDW, USUBW " Peter Maydell
2024-07-11 13:18 ` [PULL 23/24] target/arm: Convert ADDHN, SUBHN, RADDHN, RSUBHN " Peter Maydell
2024-07-11 13:18 ` [PULL 24/24] target/arm: Convert PMULL " Peter Maydell
2024-07-11 21:32 ` Richard Henderson [this message]
-- strict thread matches above, loose matches on Subject: below --
2023-10-19 13:35 [PULL 00/24] target-arm queue Peter Maydell
2023-10-20 16:06 ` Stefan Hajnoczi
2023-08-31 10:44 Peter Maydell
2023-08-31 16:15 ` Stefan Hajnoczi
2022-10-20 12:21 Peter Maydell
2022-10-20 20:04 ` Stefan Hajnoczi
2021-07-02 12:59 Peter Maydell
2021-07-04 13:03 ` Peter Maydell
2020-11-23 11:42 Peter Maydell
2020-11-23 17:03 ` Peter Maydell
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=48e00278-957b-4e02-9034-8f314736098e@linaro.org \
--to=richard.henderson@linaro.org \
--cc=peter.maydell@linaro.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).