From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from mailman by lists.gnu.org with tmda-scanned (Exim 4.43)
	id 1NMrj9-0007MA-QD
	for qemu-devel@nongnu.org; Mon, 21 Dec 2009 18:31:47 -0500
Received: from exim by lists.gnu.org with spam-scanned (Exim 4.43)
	id 1NMrj8-0007Li-MN
	for qemu-devel@nongnu.org; Mon, 21 Dec 2009 18:31:47 -0500
Received: from [199.232.76.173] (port=33077 helo=monty-python.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.43) id 1NMrj8-0007Lc-F2
	for qemu-devel@nongnu.org; Mon, 21 Dec 2009 18:31:46 -0500
Received: from are.twiddle.net ([75.149.56.221]:58053)
	by monty-python.gnu.org with esmtp (Exim 4.60)
	(envelope-from <rth@twiddle.net>) id 1NMr51-0004Rb-Iv
	for qemu-devel@nongnu.org; Mon, 21 Dec 2009 17:50:19 -0500
Message-ID: <4B2FFBA3.4060601@twiddle.net>
Date: Mon, 21 Dec 2009 14:50:11 -0800
From: Richard Henderson <rth@twiddle.net>
MIME-Version: 1.0
Subject: Re: [Qemu-devel] [PATCH 0/5] tcg conditional set, round 4
References: <cover.1261248772.git.rth@twiddle.net>	<200912202257.22503.paul@codesourcery.com>	<4B2ED6D0.1010900@twiddle.net>	<761ea48b0912210113p42608776q7677f79eec83f5a6@mail.gmail.com>	<4B2FDA53.6040605@twiddle.net>
	<761ea48b0912211421y2e213dc0gfed24835f3b7f658@mail.gmail.com>
In-Reply-To: <761ea48b0912211421y2e213dc0gfed24835f3b7f658@mail.gmail.com>
Content-Type: text/plain; charset=ISO-8859-1; format=flowed
Content-Transfer-Encoding: 7bit
List-Id: qemu-devel.nongnu.org
List-Unsubscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.gnu.org/pipermail/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: Laurent Desnogues <laurent.desnogues@gmail.com>
Cc: Paul Brook <paul@codesourcery.com>, aurelien@aurel32.net, qemu-devel@nongnu.org

On 12/21/2009 02:21 PM, Laurent Desnogues wrote:
> As far as I know these CPU's don't need the full movcond but
> only the variant with vtrue.

I know that.  And I looked into TCG very closely to figure out how to 
implement just that.  Except then I have to modify TCG to special-case 
movcond to know that DEST is both input and output.  This is *much* more 
work than simply having the back-end use a matching constraint on VFALSE.

> Even if movcond was quick to generate
> host code, for instance for ARM, you'd have to explicitly detect
> conditional moves

One of us is confused.  Why would I have to explicitly detect 
conditional moves?


r~