* [Qemu-devel] [PATCH 1/4] cpu model corrections/updates: fix Intel "model" fields
@ 2010-09-07 12:30 john cooper
0 siblings, 0 replies; 2+ messages in thread
From: john cooper @ 2010-09-07 12:30 UTC (permalink / raw)
To: qemu-devel
Cc: john cooper, Andrea Arcangeli, Alex Williamson, Eduardo Habkost
Correct archaic CPU model "model" field for Intel CPUs.
The old "model" values caused two known problems:
- Skype crashes on a winxp guest if model < 6, due to syscall vs.
sysenter confusion.
- 32 bit windows doesn't enable MSI support if model < 13.
After consulting with Intel the following recommendations were
received which more accurately represent shipped silicon.
Signed-off-by: john cooper <john.cooper@redhat.com>
---
diff --git a/sysconfigs/target/target-x86_64.conf b/sysconfigs/target/target-x86_64.conf
index 43ad282..0613870 100644
--- a/sysconfigs/target/target-x86_64.conf
+++ b/sysconfigs/target/target-x86_64.conf
@@ -5,7 +5,7 @@
level = "2"
vendor = "GenuineIntel"
family = "6"
- model = "2"
+ model = "15"
stepping = "3"
feature_edx = "sse2 sse fxsr mmx pat cmov pge sep apic cx8 mce pae msr tsc pse de fpu mtrr clflush mca pse36"
feature_ecx = "sse3 ssse3"
@@ -19,7 +19,7 @@
level = "2"
vendor = "GenuineIntel"
family = "6"
- model = "2"
+ model = "23"
stepping = "3"
feature_edx = "sse2 sse fxsr mmx pat cmov pge sep apic cx8 mce pae msr tsc pse de fpu mtrr clflush mca pse36"
feature_ecx = "sse3 cx16 ssse3 sse4.1"
@@ -33,7 +33,7 @@
level = "2"
vendor = "GenuineIntel"
family = "6"
- model = "2"
+ model = "26"
stepping = "3"
feature_edx = "sse2 sse fxsr mmx pat cmov pge sep apic cx8 mce pae msr tsc pse de fpu mtrr clflush mca pse36"
feature_ecx = "sse3 cx16 ssse3 sse4.1 sse4.2 popcnt"
--
john.cooper@redhat.com
^ permalink raw reply related [flat|nested] 2+ messages in thread
* [Qemu-devel] [PATCH 1/4] cpu model corrections/updates: fix Intel "model" fields
@ 2010-11-24 22:44 john cooper
0 siblings, 0 replies; 2+ messages in thread
From: john cooper @ 2010-11-24 22:44 UTC (permalink / raw)
To: qemu-devel; +Cc: john cooper
Correct archaic CPU model "model" field for Intel CPUs.
The old "model" values caused two known problems:
- Skype crashes on a winxp guest if model < 6, due to syscall vs.
sysenter confusion.
- 32 bit windows doesn't enable MSI support if model < 13.
After consulting with Intel the following recommendations were
received which more accurately represent shipped silicon.
Signed-off-by: john cooper <john.cooper@redhat.com>
---
diff --git a/sysconfigs/target/target-x86_64.conf b/sysconfigs/target/target-x86_64.conf
index 43ad282..0613870 100644
--- a/sysconfigs/target/target-x86_64.conf
+++ b/sysconfigs/target/target-x86_64.conf
@@ -5,7 +5,7 @@
level = "2"
vendor = "GenuineIntel"
family = "6"
- model = "2"
+ model = "15"
stepping = "3"
feature_edx = "sse2 sse fxsr mmx pat cmov pge sep apic cx8 mce pae msr tsc pse de fpu mtrr clflush mca pse36"
feature_ecx = "sse3 ssse3"
@@ -19,7 +19,7 @@
level = "2"
vendor = "GenuineIntel"
family = "6"
- model = "2"
+ model = "23"
stepping = "3"
feature_edx = "sse2 sse fxsr mmx pat cmov pge sep apic cx8 mce pae msr tsc pse de fpu mtrr clflush mca pse36"
feature_ecx = "sse3 cx16 ssse3 sse4.1"
@@ -33,7 +33,7 @@
level = "2"
vendor = "GenuineIntel"
family = "6"
- model = "2"
+ model = "26"
stepping = "3"
feature_edx = "sse2 sse fxsr mmx pat cmov pge sep apic cx8 mce pae msr tsc pse de fpu mtrr clflush mca pse36"
feature_ecx = "sse3 cx16 ssse3 sse4.1 sse4.2 popcnt"
--
john.cooper@redhat.com
^ permalink raw reply related [flat|nested] 2+ messages in thread
end of thread, other threads:[~2010-11-24 22:57 UTC | newest]
Thread overview: 2+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2010-11-24 22:44 [Qemu-devel] [PATCH 1/4] cpu model corrections/updates: fix Intel "model" fields john cooper
-- strict thread matches above, loose matches on Subject: below --
2010-09-07 12:30 john cooper
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).