From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from [140.186.70.92] (port=52866 helo=eggs.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.43) id 1PRrF1-0005c3-EW
	for qemu-devel@nongnu.org; Sun, 12 Dec 2010 14:05:52 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <breuerr@mc.net>) id 1PRrEt-0001Ob-Uh
	for qemu-devel@nongnu.org; Sun, 12 Dec 2010 14:05:45 -0500
Received: from mail.mc.net ([209.172.128.24]:38342)
	by eggs.gnu.org with smtp (Exim 4.71)
	(envelope-from <breuerr@mc.net>) id 1PRrEt-0001OK-Ph
	for qemu-devel@nongnu.org; Sun, 12 Dec 2010 14:05:43 -0500
Message-ID: <4D051ECE.509@mc.net>
Date: Sun, 12 Dec 2010 13:13:18 -0600
From: Bob Breuer <breuerr@mc.net>
MIME-Version: 1.0
Subject: Re: [Qemu-devel] Re: sparc OBP psr value
References: <4D04149C.2020709@mc.net>
	<AANLkTiniG3tipRsRQinF3KF-2ZGP9n4FJbzrW1+PrMdw@mail.gmail.com>
In-Reply-To: <AANLkTiniG3tipRsRQinF3KF-2ZGP9n4FJbzrW1+PrMdw@mail.gmail.com>
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 7bit
List-Id: qemu-devel.nongnu.org
List-Unsubscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: Blue Swirl <blauwirbel@gmail.com>
Cc: qemu-devel <qemu-devel@nongnu.org>

Blue Swirl wrote:
> On Sun, Dec 12, 2010 at 12:17 AM, Bob Breuer <breuerr@mc.net> wrote:
>   
>> Under qemu-system-sparc, I found a problem with OBP's psr commands.
>>
>> On an real SS-20, I get:
>>    ok .psr
>>    CWP: 4  ET: 1  PS: 1  S: 1  PIL: f  EF: 1  EC: 0  ICC: nZvc  VER: 0
>> IMPL: 4
>>    ok %psr .
>>    40401fe4
>> But with qemu, it all shows up as 0, such as:
>>    ok .psr
>>    CWP: 0  ET: 0  PS: 0  S: 0  PIL: 0  EF: 0  EC: 0  ICC: nzvc  VER: 0
>> IMPL: 0
>>    ok %psr .
>>    0
>> while "info registers" says the psr should be 40001de0.
>>     
>
> I can't reproduce this:
> ok .psr
> CWP: 0  ET: 1  PS: 1  S: 1  PIL: f  EF: 0  EC: 0  ICC: nZvc  VER: 0  IMPL: 4
> ok %psr .
> 40400fe0
>   

Ah, I forget to verify it with the SS-20 default cpu where it does
indeed work, but in that case OBP gets an access fault which leaves it
only partially initialized.

For me, either OBP under SS-5 with it's default cpu, or SS-20 with
SuperSparc 60 both show the failure.  The most obvious is SS-20 with
Ross RT625 where it misdetects the cpu as a 605e.

This is with a 32-bit x86 host (both Debian 5.0.7 and win32).

Bob