From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from eggs.gnu.org ([140.186.70.92]:39290)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <weil@mail.berlios.de>) id 1R4vSn-0006Vp-Jc
	for qemu-devel@nongnu.org; Sat, 17 Sep 2011 10:01:50 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <weil@mail.berlios.de>) id 1R4vSm-0004tU-OR
	for qemu-devel@nongnu.org; Sat, 17 Sep 2011 10:01:49 -0400
Received: from v220110690675601.yourvserver.net ([78.47.199.172]:57510)
	by eggs.gnu.org with esmtp (Exim 4.71)
	(envelope-from <weil@mail.berlios.de>) id 1R4vSm-0004tL-Ih
	for qemu-devel@nongnu.org; Sat, 17 Sep 2011 10:01:48 -0400
Message-ID: <4E74A849.4030104@mail.berlios.de>
Date: Sat, 17 Sep 2011 16:01:45 +0200
From: Stefan Weil <weil@mail.berlios.de>
MIME-Version: 1.0
References: <1315213622-7051-1-git-send-email-weil@mail.berlios.de>
In-Reply-To: <1315213622-7051-1-git-send-email-weil@mail.berlios.de>
Content-Type: text/plain; charset=ISO-8859-15; format=flowed
Content-Transfer-Encoding: 7bit
Subject: Re: [Qemu-devel] [PATCH 0/5] Only one call output register needed
 for	64 bit hosts
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: QEMU Developers <qemu-devel@nongnu.org>
Cc: Blue Swirl <blauwirbel@gmail.com>, Anthony Liguori <aliguori@us.ibm.com>, Aurelien Jarno <aurelien@aurel32.net>

Am 05.09.2011 11:06, schrieb Stefan Weil:
> The number of registers needed for the return value of TCG opcode
> INDEX_op_call is calculated in function tcg_gen_callN (nb_rets).
>
> It can be 0 or 1, for 32 bit hosts also 2 (return 64 bit value in
> two 32 bit registers).
>
> Some TCG implementations reserve 2 registers although only 1 is used.
> The following patches fix this.
>
> [PATCH 1/5] tcg/i386: Only one call output register needed for 64 bit 
> hosts
> [PATCH 2/5] tcg/ia64: Only one call output register needed for 64 bit 
> hosts
> [PATCH 3/5] tcg/s390: Only one call output register needed for 64 bit 
> hosts
> [PATCH 4/5] tcg/sparc: Only one call output register needed for 64 bit 
> hosts
> [PATCH 5/5] tcg/ppc64: Only one call output register needed for 64 bit 
> hosts

Patch 3 was acked by Richard Henderson, so was patch 5 by Malc.

What about the other three patches (i386 / ia64, sparc)? They are all 
similar,
so I think they could also be committed without more reviews.

Thanks,
Stefan Weil